<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックWhich ECC i.MX6 ROM code uses?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313977#M41219</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I'm using a i.MX6 Solo processor on a custom board. For my bachelor thesis I need to know which ECC the i.MX6 can handle. I want to boot MLO / Barebox from NAND flash. And don't know which ECC I have to provide the MLO / Barebox with. For example, the same problem I had to do for AM335x and there the ROM code uses BCH8.&lt;/P&gt;&lt;P&gt;Maybe somebody know the awnser or can me link a document. In the official Technical Manual i couldn't find any information about it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Simon&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 04 Jun 2014 06:37:11 GMT</pubDate>
    <dc:creator>simonlie</dc:creator>
    <dc:date>2014-06-04T06:37:11Z</dc:date>
    <item>
      <title>Which ECC i.MX6 ROM code uses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313977#M41219</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I'm using a i.MX6 Solo processor on a custom board. For my bachelor thesis I need to know which ECC the i.MX6 can handle. I want to boot MLO / Barebox from NAND flash. And don't know which ECC I have to provide the MLO / Barebox with. For example, the same problem I had to do for AM335x and there the ROM code uses BCH8.&lt;/P&gt;&lt;P&gt;Maybe somebody know the awnser or can me link a document. In the official Technical Manual i couldn't find any information about it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Simon&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Jun 2014 06:37:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313977#M41219</guid>
      <dc:creator>simonlie</dc:creator>
      <dc:date>2014-06-04T06:37:11Z</dc:date>
    </item>
    <item>
      <title>Re: Which ECC i.MX6 ROM code uses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313978#M41220</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you for the C Code but this is not exactly what I need.&lt;/P&gt;&lt;P&gt;I need to know which ECC the i.MX6 wants to see if it tries to boot from NAND flash. If it is not always the same, where can I get this information from? I think it must be something like Hamming (1-Bit ECC) or BCH(4-40 Bit ECC). &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Jun 2014 09:16:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313978#M41220</guid>
      <dc:creator>simonlie</dc:creator>
      <dc:date>2014-06-04T09:16:40Z</dc:date>
    </item>
    <item>
      <title>Re: Which ECC i.MX6 ROM code uses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313979#M41221</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please take a look at Chapter 17 [40BIT Correcting ECC Accelerator (BCH)] of the i.MX6 DQ Reference Manual.&lt;BR /&gt;The i.MX6 NAND controller (GPMI) uses it. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Jun 2014 09:57:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313979#M41221</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2014-06-04T09:57:30Z</dc:date>
    </item>
    <item>
      <title>Re: Which ECC i.MX6 ROM code uses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313980#M41222</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Simon,&lt;/P&gt;&lt;P&gt;i.MX6SL BootROM use different ECC level for FCB(Firmware Config Block) and firmware(such as uboot). For FCB, it is Hamming, and 8 copied of FCB can be supported at most. For firmware, the ECC level can be configured in FCB, the max level is BCH40.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;B.R&lt;/P&gt;&lt;P&gt;Jerry&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 08 Aug 2014 04:02:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Which-ECC-i-MX6-ROM-code-uses/m-p/313980#M41222</guid>
      <dc:creator>JerryFan</dc:creator>
      <dc:date>2014-08-08T04:02:29Z</dc:date>
    </item>
  </channel>
</rss>

