<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックUsing GPMI in PIO mode</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Using-GPMI-in-PIO-mode/m-p/164027#M4042</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Are there any documentation that explains the usage of GPMI in PIO mode?&lt;/P&gt;&lt;P&gt;By default they support DMA operations and all the registers explains things only in terms of DMA mode and not the PIO mode.&lt;/P&gt;&lt;P&gt;SoC used: i.MX6x&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 28 May 2012 11:51:00 GMT</pubDate>
    <dc:creator>positron</dc:creator>
    <dc:date>2012-05-28T11:51:00Z</dc:date>
    <item>
      <title>Using GPMI in PIO mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-GPMI-in-PIO-mode/m-p/164027#M4042</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Are there any documentation that explains the usage of GPMI in PIO mode?&lt;/P&gt;&lt;P&gt;By default they support DMA operations and all the registers explains things only in terms of DMA mode and not the PIO mode.&lt;/P&gt;&lt;P&gt;SoC used: i.MX6x&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 May 2012 11:51:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-GPMI-in-PIO-mode/m-p/164027#M4042</guid>
      <dc:creator>positron</dc:creator>
      <dc:date>2012-05-28T11:51:00Z</dc:date>
    </item>
  </channel>
</rss>

