<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: fec tx power up issue in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300788#M37798</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Robert&lt;/P&gt;&lt;P&gt;you should verify that all board power supplies&lt;/P&gt;&lt;P&gt;(capacitors) are fully discharged (&amp;lt;0.2V) before board will&lt;/P&gt;&lt;P&gt;power-up. Next, POR should be sufficient duration, so&lt;/P&gt;&lt;P&gt;all power supplies and crystals (24MHz, 32.768KHz) clocks&lt;/P&gt;&lt;P&gt;become stable, before POR released.&lt;/P&gt;&lt;P&gt;Otherwise you will see these and probably find more&lt;/P&gt;&lt;P&gt;very weird effects.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;chip&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 29 May 2014 15:15:47 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2014-05-29T15:15:47Z</dc:date>
    <item>
      <title>fec tx power up issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300784#M37794</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I've been investigating an issue we're having with our i.MX53 based device.&amp;nbsp; Essentially what we're observing is that sometimes on some devices when they boot up the fec seems to have issues sending tx packets to the phy.&amp;nbsp; I wrote a simple loopback test in which I set up the fec for external loopback and enabled the loopback feature on the phy.&amp;nbsp; I then sent out 20 packets and watched for the packets on the rx.&amp;nbsp; With this test I see that when the device boots into this bad state I don't get all the packets.&amp;nbsp; I believe it's a tx issue since I have also tried pinging another computer and I've observed that some packets just don't ever make it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It seems odd that I don't see this problem on all devices, just some.&amp;nbsp; And it doesn't happen every time they power up.&amp;nbsp; Some devices seem to have this problem 10% of start ups, while others are less.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Has anyone experienced this issue or have any ideas of where to look?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm currently using the 3.14 kernel with rmk fec patches.&amp;nbsp; I've experienced this same issue in the 2.6.35 kernel as well.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 19 May 2014 16:26:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300784#M37794</guid>
      <dc:creator>RobertDaniels</dc:creator>
      <dc:date>2014-05-19T16:26:50Z</dc:date>
    </item>
    <item>
      <title>Re: fec tx power up issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300785#M37795</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Robert&lt;/P&gt;&lt;P&gt;this may be hardware issue, for example incorrect power-up&lt;/P&gt;&lt;P&gt;sequence or bad DDR. Also any powered device, attached to processor,&lt;/P&gt;&lt;P&gt;before processor powers up, may cause weird behaviour.&lt;/P&gt;&lt;P&gt;Could you recheck this issue on Freescale QuickStart Board ?&lt;/P&gt;&lt;P&gt;Does this happen for example using OBDS (without OS) ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=IMX53QSB&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab"&gt;On-Board Diagnostic Suit for the i.MX53 Quick Start Board&lt;/A&gt; &lt;IMG alt="" class="jiveImage" src="http://www.freescale.com/files/graphic/SECURITYINFOIMAGE.gif" /&gt; :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;chip&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 24 May 2014 11:04:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300785#M37795</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-05-24T11:04:55Z</dc:date>
    </item>
    <item>
      <title>Re: fec tx power up issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300786#M37796</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Could this be related to: "ERR007080 LDO: On-chip LDO regulators may not enable or have a delayed output on power up" described in the mx53 errata doc?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 24 May 2014 19:28:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300786#M37796</guid>
      <dc:creator>fabio_estevam</dc:creator>
      <dc:date>2014-05-24T19:28:38Z</dc:date>
    </item>
    <item>
      <title>Re: fec tx power up issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300787#M37797</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;chip,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm not sure testing on the QSB will yield much information because we don't see this on all our boards, just some (~30%), and we only have one QSB.&lt;/P&gt;&lt;P&gt;The DDR seems to be operating correctly, and we've verified that our powered devices are not powered up before the processor.&lt;/P&gt;&lt;P&gt;We are following the power-up sequence as specified but we've definitely run into issues with the reset circuitry.&amp;nbsp; It seems a bit touchy and we've had to allow for a three second delay on power-up to ensure that the processor power has drained completely before starting up due to reset issues.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;On a possibly related note, I've also run into a problem on start-up where the kernel gets stuck initializing the mmc.&amp;nbsp; We have an emmc chip on our device and I've seen that sometimes on start-up the card inserted bit is set on interrupt (which normally is &lt;STRONG&gt;not&lt;/STRONG&gt; set) and the mmc driver is never able to clear it so the interrupt continuously happens, locking the kernel.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Robert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 May 2014 14:30:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300787#M37797</guid>
      <dc:creator>RobertDaniels</dc:creator>
      <dc:date>2014-05-29T14:30:10Z</dc:date>
    </item>
    <item>
      <title>Re: fec tx power up issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300788#M37798</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Robert&lt;/P&gt;&lt;P&gt;you should verify that all board power supplies&lt;/P&gt;&lt;P&gt;(capacitors) are fully discharged (&amp;lt;0.2V) before board will&lt;/P&gt;&lt;P&gt;power-up. Next, POR should be sufficient duration, so&lt;/P&gt;&lt;P&gt;all power supplies and crystals (24MHz, 32.768KHz) clocks&lt;/P&gt;&lt;P&gt;become stable, before POR released.&lt;/P&gt;&lt;P&gt;Otherwise you will see these and probably find more&lt;/P&gt;&lt;P&gt;very weird effects.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;chip&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 May 2014 15:15:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300788#M37798</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-05-29T15:15:47Z</dc:date>
    </item>
    <item>
      <title>Re: fec tx power up issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300789#M37799</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Chip,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I implemented a loopback test that puts the phy into loopback mode.&amp;nbsp; This test looks for dropped packets.&amp;nbsp; When my board boots up normally, the test passes, but when it's bad the test fails.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does this help identify where the problem lies?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Robert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Jul 2014 17:30:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300789#M37799</guid>
      <dc:creator>RobertDaniels</dc:creator>
      <dc:date>2014-07-10T17:30:14Z</dc:date>
    </item>
    <item>
      <title>Re: fec tx power up issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300790#M37800</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Robert&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please implement all suggestions given you before,&lt;/P&gt;&lt;P&gt;this definitely will help "identify where the problem lies".&lt;/P&gt;&lt;P&gt;Probably most fast way - just to resolder bad boards:&lt;/P&gt;&lt;P&gt;change processor or fec chip (LAN8720).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;chip&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Jul 2014 03:30:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/fec-tx-power-up-issue/m-p/300790#M37800</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-07-11T03:30:25Z</dc:date>
    </item>
  </channel>
</rss>

