<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックDo you have i.MX6DQ input load capacitance data?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Do-you-have-i-MX6DQ-input-load-capacitance-data/m-p/298797#M37421</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi communty&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do you have a data about "input" load capacitance of i.MX6DQ CSI0_DAT pins?&lt;/P&gt;&lt;P&gt;Especially, we want to know about CSI0_DAT4, CSI0_DAT5, and CSI0_DAT7 pins.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Satoshi Shimoda&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 17 Apr 2014 12:31:38 GMT</pubDate>
    <dc:creator>satoshishimoda</dc:creator>
    <dc:date>2014-04-17T12:31:38Z</dc:date>
    <item>
      <title>Do you have i.MX6DQ input load capacitance data?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Do-you-have-i-MX6DQ-input-load-capacitance-data/m-p/298797#M37421</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi communty&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do you have a data about "input" load capacitance of i.MX6DQ CSI0_DAT pins?&lt;/P&gt;&lt;P&gt;Especially, we want to know about CSI0_DAT4, CSI0_DAT5, and CSI0_DAT7 pins.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Satoshi Shimoda&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Apr 2014 12:31:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Do-you-have-i-MX6DQ-input-load-capacitance-data/m-p/298797#M37421</guid>
      <dc:creator>satoshishimoda</dc:creator>
      <dc:date>2014-04-17T12:31:38Z</dc:date>
    </item>
    <item>
      <title>Re: Do you have i.MX6DQ input load capacitance data?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Do-you-have-i-MX6DQ-input-load-capacitance-data/m-p/298798#M37422</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; To know capacity values of i.MX6 signals - please use corresponding IBIS model.&lt;/P&gt;&lt;P&gt;(assuming standard input model scheme, specified in IBIS )&lt;/P&gt;&lt;P&gt;&amp;nbsp; Also let me remind, if R_pin, L_pin, and C_pin parameters (FOR THAT PIN ONLY !)&lt;/P&gt;&lt;P&gt;are not declared, this means the default package values (R_pkg, L_pkg, C_pkg,&lt;/P&gt;&lt;P&gt;specified under [Package]) should be used.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 18 Apr 2014 02:59:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Do-you-have-i-MX6DQ-input-load-capacitance-data/m-p/298798#M37422</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2014-04-18T02:59:34Z</dc:date>
    </item>
  </channel>
</rss>

