<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Where is The pcie_root_enable register ?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Where-is-The-pcie-root-enable-register/m-p/279439#M31948</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Jimmy,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;George&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 13 Mar 2014 09:52:14 GMT</pubDate>
    <dc:creator>george</dc:creator>
    <dc:date>2014-03-13T09:52:14Z</dc:date>
    <item>
      <title>Where is The pcie_root_enable register ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Where-is-The-pcie-root-enable-register/m-p/279437#M31946</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I want to use PCIe-RootComplex in RTOS on i.MX6.&lt;/P&gt;&lt;P&gt;Please let me know someone about the description of a document(IMX6SDLRM Rev. 1, 04/2013).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I cannot find pcie_root_enable described in the Page.800.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_4.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/43018i958D37E51D3B77D6/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_4.png" alt="pastedImage_4.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In which register is it?&lt;/P&gt;&lt;P&gt;And, is there any useful other document in order to operate PCIe-RC?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;George&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 06 Mar 2014 13:14:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Where-is-The-pcie-root-enable-register/m-p/279437#M31946</guid>
      <dc:creator>george</dc:creator>
      <dc:date>2014-03-06T13:14:25Z</dc:date>
    </item>
    <item>
      <title>Re: Where is The pcie_root_enable register ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Where-is-The-pcie-root-enable-register/m-p/279438#M31947</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I checked the clock.c in the linux BSP. The clock gating for PCIe is CCM_CCGR4[CG0].&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Mar 2014 08:38:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Where-is-The-pcie-root-enable-register/m-p/279438#M31947</guid>
      <dc:creator>jimmychan</dc:creator>
      <dc:date>2014-03-13T08:38:52Z</dc:date>
    </item>
    <item>
      <title>Re: Where is The pcie_root_enable register ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Where-is-The-pcie-root-enable-register/m-p/279439#M31948</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Jimmy,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;George&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Mar 2014 09:52:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Where-is-The-pcie-root-enable-register/m-p/279439#M31948</guid>
      <dc:creator>george</dc:creator>
      <dc:date>2014-03-13T09:52:14Z</dc:date>
    </item>
  </channel>
</rss>

