<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: DCD Configurations For LVDDR3 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/DCD-Configurations-For-LVDDR3/m-p/279003#M31811</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;IMX6 reference designs really use the DDR3L from Micron, so one can try standard DCD (for DDR3).&lt;/P&gt;&lt;P&gt;&lt;BR /&gt; "&amp;nbsp; We are putting the Micron MT41K128M16JT part on the SABRE Smart Device board &lt;/P&gt;&lt;P&gt;and the Micron MT41K256M16JT part on the SABRE AI board. We were basically &lt;/P&gt;&lt;P&gt;forced to do that because Micron went EOL on their 1.5V part.&lt;/P&gt;&lt;P&gt;&amp;nbsp; The interesting news is that, while we are still using 1.5V rails for the new &lt;/P&gt;&lt;P&gt;part, the customer can easily change the voltage rail to 1.35V at boot time, &lt;/P&gt;&lt;P&gt;before the DDR3 is loaded."&amp;nbsp; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 06 Feb 2014 10:50:05 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2014-02-06T10:50:05Z</dc:date>
    <item>
      <title>DCD Configurations For LVDDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DCD-Configurations-For-LVDDR3/m-p/279002#M31810</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 12pt;"&gt;&lt;STRONG&gt;Hi Guys,&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12pt;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #0000ff; font-size: 12pt;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Am working on IMX6 Solo based customised board which uses LVDDR3.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #0000ff; font-size: 12pt;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; So in order to build U-Boot , I need DCD configurations for LVDDR3.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #000000; font-size: 12pt;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; So my question is can i use spreadsheet for DDR3 to get DCD configurations for LVDDR3 ? &lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12pt;"&gt;&lt;SPAN style="color: #000000;"&gt;&lt;STRONG&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; If not how can i get DCD configurations for LVDDR3 ?&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12pt;"&gt;&lt;STRONG&gt;Regards,&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12pt;"&gt;&lt;STRONG&gt;Omji &lt;SPAN style="color: #008000;"&gt;Mishra&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 05 Feb 2014 12:46:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DCD-Configurations-For-LVDDR3/m-p/279002#M31810</guid>
      <dc:creator>omji</dc:creator>
      <dc:date>2014-02-05T12:46:42Z</dc:date>
    </item>
    <item>
      <title>Re: DCD Configurations For LVDDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DCD-Configurations-For-LVDDR3/m-p/279003#M31811</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;IMX6 reference designs really use the DDR3L from Micron, so one can try standard DCD (for DDR3).&lt;/P&gt;&lt;P&gt;&lt;BR /&gt; "&amp;nbsp; We are putting the Micron MT41K128M16JT part on the SABRE Smart Device board &lt;/P&gt;&lt;P&gt;and the Micron MT41K256M16JT part on the SABRE AI board. We were basically &lt;/P&gt;&lt;P&gt;forced to do that because Micron went EOL on their 1.5V part.&lt;/P&gt;&lt;P&gt;&amp;nbsp; The interesting news is that, while we are still using 1.5V rails for the new &lt;/P&gt;&lt;P&gt;part, the customer can easily change the voltage rail to 1.35V at boot time, &lt;/P&gt;&lt;P&gt;before the DDR3 is loaded."&amp;nbsp; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 06 Feb 2014 10:50:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DCD-Configurations-For-LVDDR3/m-p/279003#M31811</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2014-02-06T10:50:05Z</dc:date>
    </item>
  </channel>
</rss>

