<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Booting from Parallel (EIM) NOR on SabreAI quad</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Booting-from-Parallel-EIM-NOR-on-SabreAI-quad/m-p/277713#M31355</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;According to section 8.5.1.1 (NOR Flash Boot Operation) of the i.MX6 RM:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; "Booting from the NOR Flash is supported via EIM interface. The ROM reads &lt;/P&gt;&lt;P&gt;Image Vector Table and Boot Data structures to determine if the image can be &lt;/P&gt;&lt;P&gt;executed directly from EIM address space or should be copied to other memory.&lt;/P&gt;&lt;P&gt;The start field of Boot Data Structure specifies the final location of the image &lt;/P&gt;&lt;P&gt;(see Image Vector Table and Boot Data)."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; So, to use XIP ("the image can be executed directly from EIM address space" ) &lt;/P&gt;&lt;P&gt;- just provide proper Image Vector Table and Boot Data structures, where&amp;nbsp; EIM &lt;/P&gt;&lt;P&gt;address space is configured for all address fields.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Next , base address of parallel (EIM) NOR (0x0800_0000) should&amp;nbsp; be used as &lt;/P&gt;&lt;P&gt;base address of the U-boot.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 30 Aug 2013 05:55:03 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2013-08-30T05:55:03Z</dc:date>
    <item>
      <title>Booting from Parallel (EIM) NOR on SabreAI quad</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Booting-from-Parallel-EIM-NOR-on-SabreAI-quad/m-p/277712#M31354</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;BR /&gt;I'm trying to boot the SabreAI from Parallel NOR.&amp;nbsp; We're unsure of the actual address that the u-boot.imx binary should be burned to.&amp;nbsp; Is it burned to the base of parallel (EIM) NOR, ix 0x0800_0000 or do I need to place it at some offset into that device?&amp;nbsp; Some have suggested a 1K offset such as 0x0800_0400?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Aug 2013 16:01:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Booting-from-Parallel-EIM-NOR-on-SabreAI-quad/m-p/277712#M31354</guid>
      <dc:creator>challinan</dc:creator>
      <dc:date>2013-08-27T16:01:26Z</dc:date>
    </item>
    <item>
      <title>Re: Booting from Parallel (EIM) NOR on SabreAI quad</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Booting-from-Parallel-EIM-NOR-on-SabreAI-quad/m-p/277713#M31355</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;According to section 8.5.1.1 (NOR Flash Boot Operation) of the i.MX6 RM:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; "Booting from the NOR Flash is supported via EIM interface. The ROM reads &lt;/P&gt;&lt;P&gt;Image Vector Table and Boot Data structures to determine if the image can be &lt;/P&gt;&lt;P&gt;executed directly from EIM address space or should be copied to other memory.&lt;/P&gt;&lt;P&gt;The start field of Boot Data Structure specifies the final location of the image &lt;/P&gt;&lt;P&gt;(see Image Vector Table and Boot Data)."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; So, to use XIP ("the image can be executed directly from EIM address space" ) &lt;/P&gt;&lt;P&gt;- just provide proper Image Vector Table and Boot Data structures, where&amp;nbsp; EIM &lt;/P&gt;&lt;P&gt;address space is configured for all address fields.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Next , base address of parallel (EIM) NOR (0x0800_0000) should&amp;nbsp; be used as &lt;/P&gt;&lt;P&gt;base address of the U-boot.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 30 Aug 2013 05:55:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Booting-from-Parallel-EIM-NOR-on-SabreAI-quad/m-p/277713#M31355</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2013-08-30T05:55:03Z</dc:date>
    </item>
  </channel>
</rss>

