<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: iMX53 dma and uart in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269457#M28674</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I also met this issue in mx53 uart3: UART: DMA_ERROR: sr1:2040 sr2:508c&lt;/P&gt;&lt;P&gt;My uart3 connnect a bluetooth module, and only first DMAread operation occur this error, sequential DMAread successful.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I patch several commits including the one update UART SDMA scripts, but this error still occurs.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BTW, I noticed this git commit:&lt;/P&gt;&lt;P&gt;-------------------------------------------------------&lt;/P&gt;&lt;P&gt;commit a77a4c4f12640c414adf8c4381cb1d8eb8364dd0&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Author: Zhang Jiejing &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:jiejing.zhang@freescale.com"&gt;jiejing.zhang@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Date:&amp;nbsp;&amp;nbsp; Wed Dec 8 20:24:04 2010 +0800&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; ENGR00137669-3 MX53_SMD: workaround for UART have problem when DMA enable.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; There is a clock issue when UART3 enable DMA, so disable this.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Signed-off-by: Zhang Jiejing &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:jiejing.zhang@freescale.com"&gt;jiejing.zhang@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;----------------------------------------------------&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;what's mean "a clock issue"? any detail?&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;wenpeng&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 18 Apr 2013 10:37:32 GMT</pubDate>
    <dc:creator>wenpengqiu</dc:creator>
    <dc:date>2013-04-18T10:37:32Z</dc:date>
    <item>
      <title>iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269448#M28665</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I try to activate the DMA with UART5 on a custom board with the kernel linux-2.6.35, but when I do exchange data on uart, I have a DMA_ERROR sr1:2040&amp;nbsp; sr2:508a&amp;nbsp;&amp;nbsp; (or sr1=2010 sr2:5089) .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I try to change the size of different received buffers ( UART5_DMA_RXBUFSIZE from serial.h , or&amp;nbsp; RXDMA_BUFF_SIZE from mxc_uart.c ) but nothing change, i always have the same error.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The uart in normal mode at 115200 bauds works well but i need to increase the baud rate up to 2,000,000 .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there any solution or patch ? I search but i don't find anything actually.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;best regards&lt;/P&gt;&lt;P&gt;Nicolas.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Feb 2013 07:05:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269448#M28665</guid>
      <dc:creator>nicolask</dc:creator>
      <dc:date>2013-02-22T07:05:11Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269449#M28666</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Are you working of the linux source code found at the below link:&lt;/P&gt;&lt;P&gt;&lt;A href="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_11.09.01" title="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_11.09.01"&gt;http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_11.09.01&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would recommend that you replicate the settings for UART3 found in serial.h for UART5.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;-Mahesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 27 Feb 2013 21:25:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269449#M28666</guid>
      <dc:creator>maheshmahadeva1</dc:creator>
      <dc:date>2013-02-27T21:25:53Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269450#M28667</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Nicolas, did Mahesh's answer help you? If yes, please mark your DI as Correct Answer.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2013 03:24:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269450#M28667</guid>
      <dc:creator>YixingKong</dc:creator>
      <dc:date>2013-03-06T03:24:13Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269451#M28668</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Yes it's from git I take the kernel, three or four months ago.&lt;/P&gt;&lt;P&gt;I enabled the dma for uart5 in the same way of uart3.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Actually I am on another project for the week. The next week I do anther tests.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Nicolas&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Mar 2013 07:01:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269451#M28668</guid>
      <dc:creator>nicolask</dc:creator>
      <dc:date>2013-03-06T07:01:22Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269452#M28669</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please get the latest code from :&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_11.09.01"&gt;http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_11.09.01&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A recent patch was added to update UART SDMA scripts.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;-Mahesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Mar 2013 19:40:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269452#M28669</guid>
      <dc:creator>maheshmahadeva1</dc:creator>
      <dc:date>2013-03-07T19:40:40Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269453#M28670</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Is there any reason why this patch hasn't been applied to the imx_2.6.35_maintain branch yet?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Apr 2013 20:31:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269453#M28670</guid>
      <dc:creator>bikenomad</dc:creator>
      <dc:date>2013-04-10T20:31:09Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269454#M28671</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This patch was cherry-picked from the 2.6.35_maintain branch to 11.09 branch. Below is the link:&lt;/P&gt;&lt;P&gt;&lt;A href="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_maintain&amp;amp;ofs=50" title="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_maintain&amp;amp;ofs=50"&gt;http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/log/?h=imx_2.6.35_maintain&amp;amp;ofs=50&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Apr 2013 20:54:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269454#M28671</guid>
      <dc:creator>maheshmahadeva1</dc:creator>
      <dc:date>2013-04-10T20:54:03Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269455#M28672</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, I see that. However, I'm on the 2.6.35_maintain branch and am seeing the same error on UART3 (/dev/ttymxc2), which appears to be the only port with DMA enabled, but only if I get the data rate wrong:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~$ microcom -s 115200 /dev/ttymxc2&lt;/P&gt;&lt;P&gt;$C83.9P0.3R0.6T25.7*12&lt;/P&gt;&lt;P&gt;$C84.0P0.3R0.6T25.7*1C&lt;/P&gt;&lt;P&gt;$C84.0P0.3R0.6T25.7*1C&lt;/P&gt;&lt;P&gt;$C84.0P0.2R0.6T25.7*1D&lt;/P&gt;&lt;P&gt;$C84.0P0.2R0.6T25.7*1D&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~$ microcom -s 9600 /dev/ttymxc2&lt;/P&gt;&lt;P&gt;[&amp;nbsp; 382.075133] UART: DMA_ERROR: sr1:2040 sr2:5089&lt;/P&gt;&lt;P&gt;�[&amp;nbsp; 382.106380] UART: DMA_ERROR: sr1:2040 sr2:5089&lt;/P&gt;&lt;P&gt;�[&amp;nbsp; 382.169261] UART: DMA_ERROR: sr1:2040 sr2:5089&lt;/P&gt;&lt;P&gt;�g�3�[&amp;nbsp; 382.263372] UART: DMA_ERROR: sr1:2040 sr2:5089&lt;/P&gt;&lt;P&gt;�?[&amp;nbsp; 382.326259] UART: DMA_ERROR: sr1:2040 sr2:5089&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Apr 2013 21:54:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269455#M28672</guid>
      <dc:creator>bikenomad</dc:creator>
      <dc:date>2013-04-10T21:54:22Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269456#M28673</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;After looking at the code, this is expected on serial errors.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Apr 2013 01:44:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269456#M28673</guid>
      <dc:creator>bikenomad</dc:creator>
      <dc:date>2013-04-11T01:44:56Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269457#M28674</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I also met this issue in mx53 uart3: UART: DMA_ERROR: sr1:2040 sr2:508c&lt;/P&gt;&lt;P&gt;My uart3 connnect a bluetooth module, and only first DMAread operation occur this error, sequential DMAread successful.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I patch several commits including the one update UART SDMA scripts, but this error still occurs.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BTW, I noticed this git commit:&lt;/P&gt;&lt;P&gt;-------------------------------------------------------&lt;/P&gt;&lt;P&gt;commit a77a4c4f12640c414adf8c4381cb1d8eb8364dd0&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Author: Zhang Jiejing &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:jiejing.zhang@freescale.com"&gt;jiejing.zhang@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Date:&amp;nbsp;&amp;nbsp; Wed Dec 8 20:24:04 2010 +0800&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; ENGR00137669-3 MX53_SMD: workaround for UART have problem when DMA enable.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; There is a clock issue when UART3 enable DMA, so disable this.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Signed-off-by: Zhang Jiejing &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:jiejing.zhang@freescale.com"&gt;jiejing.zhang@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;----------------------------------------------------&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;what's mean "a clock issue"? any detail?&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;wenpeng&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 18 Apr 2013 10:37:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269457#M28674</guid>
      <dc:creator>wenpengqiu</dc:creator>
      <dc:date>2013-04-18T10:37:32Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269458#M28675</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am not sure what the clock issue was, but DMA was re-enabled on UART 3 via a subsequent patch that also increased the UART DMA RX buffer size. Below is&amp;nbsp; the commit.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;commit 191aff8468999abc730ffe4ee0b99fc6afd6a091&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Author: Zhang Jiejing &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:jiejing.zhang@freescale.com"&gt;jiejing.zhang@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Date:&amp;nbsp;&amp;nbsp; Fri Apr 1 10:33:26 2011 +0800&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; ENGR00140702-2 MX5: UART: enable UART3 DMA transfer&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; - enable DMA transfer of UART3&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; - enlarge DMA receive buffer size.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Signed-off-by: Zhang Jiejing &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:jiejing.zhang@freescale.com"&gt;jiejing.zhang@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;diff --git a/arch/arm/mach-mx5/serial.h b/arch/arm/mach-mx5/serial.h&lt;/P&gt;&lt;P&gt;index 9fbb0b3..6ed55da 100644&lt;/P&gt;&lt;P&gt;--- a/arch/arm/mach-mx5/serial.h&lt;/P&gt;&lt;P&gt;+++ b/arch/arm/mach-mx5/serial.h&lt;/P&gt;&lt;P&gt;@@ -51,8 +51,8 @@&lt;/P&gt;&lt;P&gt; #define UART2_UFCR_TXTL&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 16&lt;/P&gt;&lt;P&gt; /* UART 3 configuration */&lt;/P&gt;&lt;P&gt; #define UART3_UCR4_CTSTL&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 16&lt;/P&gt;&lt;P&gt;-#define UART3_DMA_ENABLE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0&lt;/P&gt;&lt;P&gt;-#define UART3_DMA_RXBUFSIZE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 1024&lt;/P&gt;&lt;P&gt;+#define UART3_DMA_ENABLE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 1&lt;/P&gt;&lt;P&gt;+#define UART3_DMA_RXBUFSIZE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 2048&lt;/P&gt;&lt;P&gt; #define UART3_UFCR_RXTL&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 16&lt;/P&gt;&lt;P&gt; #define UART3_UFCR_TXTL&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 16&lt;/P&gt;&lt;P&gt; /* UART 4 configuration */&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Apr 2013 15:45:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269458#M28675</guid>
      <dc:creator>maheshmahadeva1</dc:creator>
      <dc:date>2013-04-23T15:45:50Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269459#M28676</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;with those UART related patches merged, the issue still exists on UART3!how can I do to solve it?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Jun 2013 04:01:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269459#M28676</guid>
      <dc:creator>feifeihu</dc:creator>
      <dc:date>2013-06-14T04:01:01Z</dc:date>
    </item>
    <item>
      <title>Re: iMX53 dma and uart</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269460#M28677</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have just given Freescale support a version of the mxc_uart.c driver containing a number of fixes for bugs in DMA operation at high baud rates. If you ask them nicely they should be able to provide it to you.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Jul 2013 07:40:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX53-dma-and-uart/m-p/269460#M28677</guid>
      <dc:creator>alevy</dc:creator>
      <dc:date>2013-07-23T07:40:00Z</dc:date>
    </item>
  </channel>
</rss>

