<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX RT1060 Processor Reference Manual, Document Number: IMXRT1060RM Rev. 4, 01/2026 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Processor-Reference-Manual-Document-Number/m-p/2352062#M244912</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/261721"&gt;@MahmoudRagab&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your interest in NXP MIMXRT series!&lt;/P&gt;
&lt;P&gt;The XBAR configuration method is the same in the i.MX RT1060 and i.MX RT1060X reference manuals. To connect XBAR_IN03 to XBAR_OUT07 , program SEL07 in XBAR_SEL3 with 0x03 . Please verify the exact source and destination indexes in the XBAR3 Input Assignments and XBAR3 Output Assignments tables for your use case.&lt;/P&gt;
&lt;P&gt;Please refer to the following sections in the RM:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="PixPin_2026-04-16_15-49-42.png" style="width: 840px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/382581i9D328501419E6E54/image-size/large?v=v2&amp;amp;px=999" role="button" title="PixPin_2026-04-16_15-49-42.png" alt="PixPin_2026-04-16_15-49-42.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Gavin&lt;/P&gt;</description>
    <pubDate>Thu, 16 Apr 2026 07:58:25 GMT</pubDate>
    <dc:creator>Gavin_Jia</dc:creator>
    <dc:date>2026-04-16T07:58:25Z</dc:date>
    <item>
      <title>i.MX RT1060 Processor Reference Manual, Document Number: IMXRT1060RM Rev. 4, 01/2026</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Processor-Reference-Manual-Document-Number/m-p/2351608#M244901</link>
      <description>&lt;P&gt;in page 3293 in the reference manual of the&amp;nbsp;i.MX RT1060 Processor Reference Manual, Rev. 4, 01/2026 is says,&lt;BR /&gt;&lt;SPAN&gt;"&lt;STRONG&gt;To select XBAR_IN03 to connect with XBAR_OUT07, according to the index of&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;XBAR_OUT07, select the SEL07 (same number with the selected XBAR_OUT index)&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;fields in the MSBs of the Select Register 3 XBAR_SEL3, and assign the index (0x03,&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;Hexadecimal) of the selected XBAR_IN in it.&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;XBAR_SEL3 &amp;amp;= 0x0011; /*Clear the SEL7 fields &lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;XBAR_SEL3 |= 0x0300; /*Assign the 0x03 to the SEL7 fields &lt;/STRONG&gt;&lt;/SPAN&gt;&lt;SPAN&gt;"&lt;BR /&gt;so is it SEL07 or&amp;nbsp;XBAR_SEL3? or is the MSBs of the reg.&amp;nbsp;XBAR_SEL3 is called SEL07? and if this is true, how to use and where (SEL07) instead of the reg. address.&lt;BR /&gt;also is "&lt;STRONG&gt;XBAR_SEL3 &amp;amp;= 0x0011; /*Clear the SEL7 fields &lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;XBAR_SEL3 |= 0x0300; /*Assign the 0x03 to the SEL7 fields&lt;/STRONG&gt;" correct&amp;nbsp;&lt;BR /&gt;thank you&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 15 Apr 2026 12:48:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Processor-Reference-Manual-Document-Number/m-p/2351608#M244901</guid>
      <dc:creator>MahmoudRagab</dc:creator>
      <dc:date>2026-04-15T12:48:48Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX RT1060 Processor Reference Manual, Document Number: IMXRT1060RM Rev. 4, 01/2026</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Processor-Reference-Manual-Document-Number/m-p/2352062#M244912</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/261721"&gt;@MahmoudRagab&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your interest in NXP MIMXRT series!&lt;/P&gt;
&lt;P&gt;The XBAR configuration method is the same in the i.MX RT1060 and i.MX RT1060X reference manuals. To connect XBAR_IN03 to XBAR_OUT07 , program SEL07 in XBAR_SEL3 with 0x03 . Please verify the exact source and destination indexes in the XBAR3 Input Assignments and XBAR3 Output Assignments tables for your use case.&lt;/P&gt;
&lt;P&gt;Please refer to the following sections in the RM:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="PixPin_2026-04-16_15-49-42.png" style="width: 840px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/382581i9D328501419E6E54/image-size/large?v=v2&amp;amp;px=999" role="button" title="PixPin_2026-04-16_15-49-42.png" alt="PixPin_2026-04-16_15-49-42.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Gavin&lt;/P&gt;</description>
      <pubDate>Thu, 16 Apr 2026 07:58:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-RT1060-Processor-Reference-Manual-Document-Number/m-p/2352062#M244912</guid>
      <dc:creator>Gavin_Jia</dc:creator>
      <dc:date>2026-04-16T07:58:25Z</dc:date>
    </item>
  </channel>
</rss>

