<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMX 93 MIPI-DPI-2 Pin mapping in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2343061#M244702</link>
    <description>&lt;P&gt;Dear NXP-Team,&lt;BR /&gt;we are using the i.MX93 processor on our hardware to operate, among other things, a parallel display. The connection was designed to support an 18‑bit configuration. We would now like to operate a display with a 24‑bit configuration using the same hardware. According to the reference manual, however, the color mapping appears to be fundamentally different (see attached image).&lt;/P&gt;&lt;P&gt;Therefore, I would like to ask the following questions in general:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;P&gt;Is it possible to switch between 18‑bit and 24‑bit in such a way that the MSBs align? In other words, can the display be fully utilized in both modes, with identical hardware?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;If it is possible, how can this be achieved?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;If it is not possible, is there a reason why the color mapping has been designed this way?&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Felix D.&lt;BR /&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DPI-2 Pixel Interface.PNG" style="width: 859px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/380951i2054C8DD7D285C63/image-size/large?v=v2&amp;amp;px=999" role="button" title="DPI-2 Pixel Interface.PNG" alt="DPI-2 Pixel Interface.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/LI&gt;&lt;/OL&gt;</description>
    <pubDate>Tue, 31 Mar 2026 12:06:47 GMT</pubDate>
    <dc:creator>fdeininger</dc:creator>
    <dc:date>2026-03-31T12:06:47Z</dc:date>
    <item>
      <title>iMX 93 MIPI-DPI-2 Pin mapping</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2343061#M244702</link>
      <description>&lt;P&gt;Dear NXP-Team,&lt;BR /&gt;we are using the i.MX93 processor on our hardware to operate, among other things, a parallel display. The connection was designed to support an 18‑bit configuration. We would now like to operate a display with a 24‑bit configuration using the same hardware. According to the reference manual, however, the color mapping appears to be fundamentally different (see attached image).&lt;/P&gt;&lt;P&gt;Therefore, I would like to ask the following questions in general:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;P&gt;Is it possible to switch between 18‑bit and 24‑bit in such a way that the MSBs align? In other words, can the display be fully utilized in both modes, with identical hardware?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;If it is possible, how can this be achieved?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;If it is not possible, is there a reason why the color mapping has been designed this way?&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Felix D.&lt;BR /&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="DPI-2 Pixel Interface.PNG" style="width: 859px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/380951i2054C8DD7D285C63/image-size/large?v=v2&amp;amp;px=999" role="button" title="DPI-2 Pixel Interface.PNG" alt="DPI-2 Pixel Interface.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/LI&gt;&lt;/OL&gt;</description>
      <pubDate>Tue, 31 Mar 2026 12:06:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2343061#M244702</guid>
      <dc:creator>fdeininger</dc:creator>
      <dc:date>2026-03-31T12:06:47Z</dc:date>
    </item>
    <item>
      <title>Re: iMX 93 MIPI-DPI-2 Pin mapping</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2343876#M244733</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;&lt;BR /&gt;No, it is not possible as you can see i.MX93 defines different pin assignments for RGB888 and RGB666.&lt;BR /&gt;&lt;BR /&gt;The reason may vary as I'm not 100% certain of the decission for this, but this reduce unnecessary pins in 18‑bit mode, and usually older LCD modules expected RGB666 on specific positions so this could be a way to mantain compatibility.&lt;BR /&gt;&lt;BR /&gt;Best regards/Saludos,&lt;BR /&gt;Aldo.&lt;/P&gt;</description>
      <pubDate>Thu, 02 Apr 2026 00:24:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2343876#M244733</guid>
      <dc:creator>AldoG</dc:creator>
      <dc:date>2026-04-02T00:24:24Z</dc:date>
    </item>
    <item>
      <title>Re: iMX 93 MIPI-DPI-2 Pin mapping</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2344101#M244742</link>
      <description>&lt;P&gt;It seems there are 2 modes for 18bit setup. The config 2 may compatible with 24 bit setup with 6 pin addtional.&lt;/P&gt;&lt;P&gt;Which mode the 18bit setup originally used?&lt;/P&gt;</description>
      <pubDate>Thu, 02 Apr 2026 08:01:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2344101#M244742</guid>
      <dc:creator>db16122</dc:creator>
      <dc:date>2026-04-02T08:01:25Z</dc:date>
    </item>
    <item>
      <title>Re: iMX 93 MIPI-DPI-2 Pin mapping</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2346008#M244790</link>
      <description>&lt;DIV&gt;Thank you for the quick response. I was afraid this might be the case. Thank you for clarifying.&lt;/DIV&gt;</description>
      <pubDate>Tue, 07 Apr 2026 06:20:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2346008#M244790</guid>
      <dc:creator>fdeininger</dc:creator>
      <dc:date>2026-04-07T06:20:33Z</dc:date>
    </item>
    <item>
      <title>Re: iMX 93 MIPI-DPI-2 Pin mapping</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2346025#M244791</link>
      <description>&lt;P&gt;Hello&lt;/P&gt;&lt;DIV&gt;We are using the 18‑bit configuration 1. Although configuration 2 appears more suitable at first glance, this is not the case in practice. Since the most significant bits (R[5] in 18‑bit mode and R[7] in 24‑bit mode) do not align, this results in a 2‑bit offset for each signal position in our use case. Consequently, when switching between the modes, at least one of the configurations would not be able to utilize the two MSBs of each color channel, which has a significant impact on the LCD output quality.&lt;/DIV&gt;</description>
      <pubDate>Tue, 07 Apr 2026 06:40:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX-93-MIPI-DPI-2-Pin-mapping/m-p/2346025#M244791</guid>
      <dc:creator>fdeininger</dc:creator>
      <dc:date>2026-04-07T06:40:34Z</dc:date>
    </item>
  </channel>
</rss>

