<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX95: Two video inputs.</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2331129#M244451</link>
    <description>&lt;P&gt;1)you can connect different device to the different mipi csi&lt;/P&gt;
&lt;P&gt;2)you can refer to the driver as below&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/drivers/media/i2c/tc358743.c" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/drivers/media/i2c/tc358743.c&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;3)yes, can support interlacing video, but I don't have sample yet for imx95, only for imx8mp&lt;/P&gt;
&lt;P&gt;4) mipi csi doesn't support yuv444, if you must use this format, maybe you can convert by your own SW&lt;/P&gt;
&lt;P&gt;5)6) I think GPU can do this job, more detailed information, you can refer to the gpu guide&lt;/P&gt;
&lt;P&gt;7)you can refer to the chapter&amp;nbsp;7.3.18 Video conversion of enclosed file&lt;/P&gt;
&lt;P&gt;8)couldn't modify data lane dynamically&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 12 Mar 2026 08:05:39 GMT</pubDate>
    <dc:creator>joanxie</dc:creator>
    <dc:date>2026-03-12T08:05:39Z</dc:date>
    <item>
      <title>iMX95: Two video inputs.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2330401#M244435</link>
      <description>&lt;P&gt;Good morning!&lt;/P&gt;&lt;P&gt;This thread continues the thread &lt;A href="https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs-and-two-video-outputs/m-p/2329983/highlight/false#M244417" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs-and-two-video-outputs/m-p/2329983/highlight/false#M244417&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;We have a project where we want to use the iMX95, but we need two video inputs and two video outputs. For the inputs, we want to use the two MIPI-CSI inputs. As for the video outputs, we want to use the two LVDS outputs, since with two MIPI-CSI inputs we cannot use the MIPI-DSI output (due to the MIPI-DSI/CSI combination).&lt;/P&gt;&lt;P&gt;We want to use the two MIPI-CSI inputs of the iMX95 independently (each with a different video format). We want to connect the first MIPI-CSI input to the TC358743 chip and the second to the TC358748 chip. We want the two MIPI-CSI inputs to support the following formats: 720p50/59/60, 1080p50/59/60, PAL, NTSC and 1080i50/59/60.&lt;/P&gt;&lt;P&gt;This configuration of the two MIPI-CSI inputs raises the following questions:&lt;/P&gt;&lt;P&gt;1. Is it possible to do what we've described for the inputs? That is, one MIPI-CSI input from the TC358743 and the other from the TC358748, both supporting different video formats.&lt;/P&gt;&lt;P&gt;2. Are there any compatible drivers for these two chips (TC358743 and TC358748)?&lt;/P&gt;&lt;P&gt;3. Do the MIPI-CSI inputs also support the interlaced formats PAL, NTSC, and 1080i50/59/60? If so, how would we manage interlacing? Perhaps with so-called "virtual channels"? The documentation seems to support interlacing in the MIPI-CSI inputs ("CSI Pixel Formatter (CSI_PIXEL_FORMATTING)" =&amp;gt; "Compatible with interlaced mode for YUV/RGB data types"), but we want to make sure it accepts such interlaced formats (PAL, NTSC and 1080i50/59/60).&lt;/P&gt;&lt;P&gt;4. We cannot use YUV422 with the TC358743 chip's MIPI-CSI interface due to the chip's limitations with interlaced data. We were thinking of using the YUV444 format on this MIPI-CSI interface, but sending it through the MIPI-CSI interface as if it were RGB, which would likely require software modifications. Is this possible? Would the software (driver, etc.) be ready-made, or would we have to develop it ourselves?&lt;/P&gt;&lt;P&gt;5. We want to route the input from one of the two MIPI-CSI interfaces to an H264/HEVC video encoder, but this encoder requires YUV420, while the MIPI-CSI interface is YUV422 (or YUV444). According to the documentation, it seems possible to use the "8-bit YUV422/YUV444/RGB hardware CSC" module. Is this CSC the one from the ISI module, or is it something else? Can this conversion (YUV422/YUV444 to YUV420) be performed via "hardware" using the aforementioned CSC, or would it have to be done via "software"?&lt;/P&gt;&lt;P&gt;6. Following on from the previous question, and considering sending the video decoder output to the LVDS interface, which would require a YUV420 (decoder) to RGB (LVDS) conversion, would it be possible to perform this conversion (YUV420 to RGB) using a "hardware module" (perhaps with the Blit controller for the display controller), or would it have to be done via "software"?&lt;/P&gt;&lt;P&gt;7. Speaking of color conversions, we also have a question about the compatibility and use of BT601 and BT709. Are they supported in "hardware" conversions, or do they depend on a specific coefficient configuration, or are they not supported at all?&lt;/P&gt;&lt;P&gt;8. Due to working with various video formats and chip limitations, we need the number of lanes on the MIPI-CSI interface to be dynamically configurable. Is this possible? If so, is the "software" (driver, etc) already prepared for this, or would we have to add it ourselves?&lt;/P&gt;&lt;P&gt;Thanks, Daniel.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 11 Mar 2026 09:10:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2330401#M244435</guid>
      <dc:creator>danielsan-77</dc:creator>
      <dc:date>2026-03-11T09:10:38Z</dc:date>
    </item>
    <item>
      <title>Re: iMX95: Two video inputs.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2331129#M244451</link>
      <description>&lt;P&gt;1)you can connect different device to the different mipi csi&lt;/P&gt;
&lt;P&gt;2)you can refer to the driver as below&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/drivers/media/i2c/tc358743.c" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/drivers/media/i2c/tc358743.c&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;3)yes, can support interlacing video, but I don't have sample yet for imx95, only for imx8mp&lt;/P&gt;
&lt;P&gt;4) mipi csi doesn't support yuv444, if you must use this format, maybe you can convert by your own SW&lt;/P&gt;
&lt;P&gt;5)6) I think GPU can do this job, more detailed information, you can refer to the gpu guide&lt;/P&gt;
&lt;P&gt;7)you can refer to the chapter&amp;nbsp;7.3.18 Video conversion of enclosed file&lt;/P&gt;
&lt;P&gt;8)couldn't modify data lane dynamically&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 12 Mar 2026 08:05:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2331129#M244451</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2026-03-12T08:05:39Z</dc:date>
    </item>
    <item>
      <title>Re: iMX95: Two video inputs.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2331191#M244452</link>
      <description>&lt;P&gt;Thank you for answering all the questions!&lt;/P&gt;&lt;P&gt;Regarding question/answer number 8, could the drivers for the chips used in the MIPI-CSI inputs be modified to allow dynamic changes to the number of lanes?&lt;/P&gt;&lt;P&gt;Thanks, Daniel.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 12 Mar 2026 09:10:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2331191#M244452</guid>
      <dc:creator>danielsan-77</dc:creator>
      <dc:date>2026-03-12T09:10:01Z</dc:date>
    </item>
    <item>
      <title>Re: iMX95: Two video inputs.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2333198#M244495</link>
      <description>&lt;P&gt;couldn't dynamic change the data lane&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 16 Mar 2026 03:35:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX95-Two-video-inputs/m-p/2333198#M244495</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2026-03-16T03:35:58Z</dc:date>
    </item>
  </channel>
</rss>

