<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX93 custom board ethernet dts changes in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2321490#M244143</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;First step is to confirm that your pin group matches EVK/FRDM so you can copy their pin group and pad configuration, if you are using RGMII most of the group will be reused.&lt;/P&gt;
&lt;P&gt;Another important key is to know your MDIO topology, EVK/FRDM uses two MDIO buses to manage one PHY, if you used one bus to manage both, you will need to change DTS,&lt;/P&gt;
&lt;P&gt;For module and PHY DTS, I can suggest this:&lt;/P&gt;
&lt;LI-CODE lang="markup"&gt;&amp;amp;eqos {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = &amp;lt;&amp;amp;pinctrl_eqos&amp;gt;;
	pinctrl-1 = &amp;lt;&amp;amp;pinctrl_eqos_sleep&amp;gt;;
	phy-mode = "rgmii-id";
// Depends on your PHY address
	phy-handle = &amp;lt;&amp;amp;ethphy1&amp;gt;;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = &amp;lt;1&amp;gt;;
		#size-cells = &amp;lt;0&amp;gt;;
		clock-frequency = &amp;lt;5000000&amp;gt;;

// Depends on your PHY address
		ethphy1: ethernet-phy@1 {
			reg = &amp;lt;1&amp;gt;;
                        eee-broken-1000t;
			reset-gpios = &amp;lt;&amp;amp;gpio 2 9 GPIO_ACTIVE_LOW&amp;gt;;
			reset-assert-us = &amp;lt;10000&amp;gt;;
			reset-deassert-us = &amp;lt;80000&amp;gt;;
		};
	};
};

&amp;amp;fec {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = &amp;lt;&amp;amp;pinctrl_fec&amp;gt;;
	pinctrl-1 = &amp;lt;&amp;amp;pinctrl_fec_sleep&amp;gt;;
	phy-mode = "rgmii-id";
	phy-handle = &amp;lt;&amp;amp;ethphy2&amp;gt;;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = &amp;lt;1&amp;gt;;
		#size-cells = &amp;lt;0&amp;gt;;
		clock-frequency = &amp;lt;5000000&amp;gt;;

		ethphy2: ethernet-phy@2 {
                        compatible = "ethernet-phy-ieee802.3-c22";
			reg = &amp;lt;2&amp;gt;;
			eee-broken-1000t;
			reset-gpios = &amp;lt;&amp;amp;gpio2 10 GPIO_ACTIVE_LOW&amp;gt;;
			reset-assert-us = &amp;lt;10000&amp;gt;;
			reset-deassert-us = &amp;lt;80000&amp;gt;;
		};
	};
};&lt;/LI-CODE&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
    <pubDate>Mon, 23 Feb 2026 21:05:27 GMT</pubDate>
    <dc:creator>JosephAtNXP</dc:creator>
    <dc:date>2026-02-23T21:05:27Z</dc:date>
    <item>
      <title>IMX93 custom board ethernet dts changes</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2320962#M244115</link>
      <description>&lt;P&gt;we are using imx93 where the 2 ethernet port lines are connected to&amp;nbsp; 2 DP83867ERGZT&amp;nbsp;&lt;BR /&gt;give the proper dts changes for custom board , where reset pin we are using for gpio2_io09 and gpio2_io10&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;#imx93&lt;/P&gt;&lt;P&gt;#DP83867ERGZT&lt;/P&gt;</description>
      <pubDate>Sat, 21 Feb 2026 12:02:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2320962#M244115</guid>
      <dc:creator>vijay1251</dc:creator>
      <dc:date>2026-02-21T12:02:19Z</dc:date>
    </item>
    <item>
      <title>Re: IMX93 custom board ethernet dts changes</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2321017#M244124</link>
      <description>Hi jikehal&lt;BR /&gt;Thanks for your response.&lt;BR /&gt;I expect some reference node details.I didn't expect this kind of reply. May be you can say things in polite way.</description>
      <pubDate>Sat, 21 Feb 2026 16:55:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2321017#M244124</guid>
      <dc:creator>vijay1251</dc:creator>
      <dc:date>2026-02-21T16:55:20Z</dc:date>
    </item>
    <item>
      <title>Re: IMX93 custom board ethernet dts changes</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2321490#M244143</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;First step is to confirm that your pin group matches EVK/FRDM so you can copy their pin group and pad configuration, if you are using RGMII most of the group will be reused.&lt;/P&gt;
&lt;P&gt;Another important key is to know your MDIO topology, EVK/FRDM uses two MDIO buses to manage one PHY, if you used one bus to manage both, you will need to change DTS,&lt;/P&gt;
&lt;P&gt;For module and PHY DTS, I can suggest this:&lt;/P&gt;
&lt;LI-CODE lang="markup"&gt;&amp;amp;eqos {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = &amp;lt;&amp;amp;pinctrl_eqos&amp;gt;;
	pinctrl-1 = &amp;lt;&amp;amp;pinctrl_eqos_sleep&amp;gt;;
	phy-mode = "rgmii-id";
// Depends on your PHY address
	phy-handle = &amp;lt;&amp;amp;ethphy1&amp;gt;;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = &amp;lt;1&amp;gt;;
		#size-cells = &amp;lt;0&amp;gt;;
		clock-frequency = &amp;lt;5000000&amp;gt;;

// Depends on your PHY address
		ethphy1: ethernet-phy@1 {
			reg = &amp;lt;1&amp;gt;;
                        eee-broken-1000t;
			reset-gpios = &amp;lt;&amp;amp;gpio 2 9 GPIO_ACTIVE_LOW&amp;gt;;
			reset-assert-us = &amp;lt;10000&amp;gt;;
			reset-deassert-us = &amp;lt;80000&amp;gt;;
		};
	};
};

&amp;amp;fec {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = &amp;lt;&amp;amp;pinctrl_fec&amp;gt;;
	pinctrl-1 = &amp;lt;&amp;amp;pinctrl_fec_sleep&amp;gt;;
	phy-mode = "rgmii-id";
	phy-handle = &amp;lt;&amp;amp;ethphy2&amp;gt;;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = &amp;lt;1&amp;gt;;
		#size-cells = &amp;lt;0&amp;gt;;
		clock-frequency = &amp;lt;5000000&amp;gt;;

		ethphy2: ethernet-phy@2 {
                        compatible = "ethernet-phy-ieee802.3-c22";
			reg = &amp;lt;2&amp;gt;;
			eee-broken-1000t;
			reset-gpios = &amp;lt;&amp;amp;gpio2 10 GPIO_ACTIVE_LOW&amp;gt;;
			reset-assert-us = &amp;lt;10000&amp;gt;;
			reset-deassert-us = &amp;lt;80000&amp;gt;;
		};
	};
};&lt;/LI-CODE&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Mon, 23 Feb 2026 21:05:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2321490#M244143</guid>
      <dc:creator>JosephAtNXP</dc:creator>
      <dc:date>2026-02-23T21:05:27Z</dc:date>
    </item>
    <item>
      <title>Re: IMX93 custom board ethernet dts changes</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2325417#M244248</link>
      <description>&lt;P&gt;hi joseph,&lt;/P&gt;&lt;P&gt;The below dts node changes is working fine in custom.&lt;BR /&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;amp;eqos {&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_eqos&amp;gt;;&lt;BR /&gt;phy-mode = "rgmii-id";&lt;BR /&gt;phy-handle = &amp;lt;&amp;amp;ethphy_eqos&amp;gt;;&lt;BR /&gt;status = "okay";&lt;/P&gt;&lt;P&gt;mdio {&lt;BR /&gt;compatible = "snps,dwmac-mdio";&lt;BR /&gt;#address-cells = &amp;lt;1&amp;gt;;&lt;BR /&gt;#size-cells = &amp;lt;0&amp;gt;;&lt;/P&gt;&lt;P&gt;ethphy_eqos: ethernet-phy@0 {&lt;BR /&gt;compatible = "ethernet-phy-ieee802.3-c22";&lt;BR /&gt;reg = &amp;lt;0&amp;gt;;&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_eqos_phy&amp;gt;;&lt;BR /&gt;interrupt-parent = &amp;lt;&amp;amp;gpi:wqo3&amp;gt;;&lt;BR /&gt;interrupts = &amp;lt;26 IRQ_TYPE_EDGE_FALLING&amp;gt;;&lt;BR /&gt;reset-gpios = &amp;lt;&amp;amp;expander1 0 GPIO_ACTIVE_LOW&amp;gt;;&lt;BR /&gt;reset-assert-us = &amp;lt;500000&amp;gt;;&lt;BR /&gt;reset-deassert-us = &amp;lt;50000&amp;gt;;&lt;BR /&gt;enet-phy-lane-no-swap;&lt;BR /&gt;ti,rx-internal-delay = &amp;lt;DP83867_RGMIIDCTL_2_25_NS&amp;gt;;&lt;BR /&gt;ti,tx-internal-delay = &amp;lt;DP83867_RGMIIDCTL_2_25_NS&amp;gt;;&lt;BR /&gt;ti,fifo-depth = &amp;lt;DP83867_PHYCR_FIFO_DEPTH_4_B_NIB&amp;gt;;&lt;BR /&gt;ti,dp83867-rxctrl-strap-quirk;&lt;BR /&gt;ti,clk-output-sel = &amp;lt;DP83867_CLK_O_SEL_OFF&amp;gt;;&lt;BR /&gt;};&lt;BR /&gt;};&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;amp;fec {&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_fec&amp;gt;;&lt;BR /&gt;phy-mode = "rgmii-id";&lt;BR /&gt;phy-handle = &amp;lt;&amp;amp;ethphy_fec&amp;gt;;&lt;BR /&gt;fsl,magic-packet;&lt;BR /&gt;status = "okay";&lt;/P&gt;&lt;P&gt;mdio {&lt;BR /&gt;#address-cells = &amp;lt;1&amp;gt;;&lt;BR /&gt;#size-cells = &amp;lt;0&amp;gt;;&lt;BR /&gt;clock-frequency = &amp;lt;5000000&amp;gt;;&lt;/P&gt;&lt;P&gt;ethphy_fec: ethernet-phy@0 {&lt;BR /&gt;compatible = "ethernet-phy-ieee802.3-c22";&lt;BR /&gt;reg = &amp;lt;0&amp;gt;;&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_fec_phy&amp;gt;;&lt;BR /&gt;interrupt-parent = &amp;lt;&amp;amp;gpio3&amp;gt;;&lt;BR /&gt;interrupts = &amp;lt;27 IRQ_TYPE_EDGE_FALLING&amp;gt;;&lt;BR /&gt;reset-gpios = &amp;lt;&amp;amp;expander1 1 GPIO_ACTIVE_LOW&amp;gt;;&lt;BR /&gt;reset-assert-us = &amp;lt;500000&amp;gt;;&lt;BR /&gt;reset-deassert-us = &amp;lt;50000&amp;gt;;&lt;BR /&gt;enet-phy-lane-no-swap;&lt;BR /&gt;ti,rx-internal-delay = &amp;lt;DP83867_RGMIIDCTL_2_25_NS&amp;gt;;&lt;BR /&gt;ti,tx-internal-delay = &amp;lt;DP83867_RGMIIDCTL_2_25_NS&amp;gt;;&lt;BR /&gt;ti,fifo-depth = &amp;lt;DP83867_PHYCR_FIFO_DEPTH_4_B_NIB&amp;gt;;&lt;BR /&gt;ti,dp83867-rxctrl-strap-quirk;&lt;BR /&gt;ti,clk-output-sel = &amp;lt;DP83867_CLK_O_SEL_OFF&amp;gt;;&lt;BR /&gt;};&lt;BR /&gt;};&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;#imx93 #dp38367&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 03 Mar 2026 06:56:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX93-custom-board-ethernet-dts-changes/m-p/2325417#M244248</guid>
      <dc:creator>vijay1251</dc:creator>
      <dc:date>2026-03-03T06:56:50Z</dc:date>
    </item>
  </channel>
</rss>

