<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX95 PX4 and TSN issues in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX95-PX4-and-TSN-issues/m-p/2306349#M243835</link>
    <description>&lt;P&gt;Dears；&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;The I.MX95 solution is used for drone path planning, and the following issues need to be confirmed:&lt;BR /&gt;1) Has PX4 been adapted for the I.MX95 OS system?&lt;BR /&gt;2) After the A55 kernel boots, do we need to confirm the startup delay before starting the M7 kernel?&lt;/P&gt;&lt;P&gt;3) TSN level in IMX95 scheme？&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Thank you！&lt;/P&gt;&lt;P&gt;Best Regards！&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Jack&lt;/P&gt;</description>
    <pubDate>Wed, 04 Feb 2026 10:50:39 GMT</pubDate>
    <dc:creator>jack_huang1</dc:creator>
    <dc:date>2026-02-04T10:50:39Z</dc:date>
    <item>
      <title>IMX95 PX4 and TSN issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX95-PX4-and-TSN-issues/m-p/2306349#M243835</link>
      <description>&lt;P&gt;Dears；&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;The I.MX95 solution is used for drone path planning, and the following issues need to be confirmed:&lt;BR /&gt;1) Has PX4 been adapted for the I.MX95 OS system?&lt;BR /&gt;2) After the A55 kernel boots, do we need to confirm the startup delay before starting the M7 kernel?&lt;/P&gt;&lt;P&gt;3) TSN level in IMX95 scheme？&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Thank you！&lt;/P&gt;&lt;P&gt;Best Regards！&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Jack&lt;/P&gt;</description>
      <pubDate>Wed, 04 Feb 2026 10:50:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX95-PX4-and-TSN-issues/m-p/2306349#M243835</guid>
      <dc:creator>jack_huang1</dc:creator>
      <dc:date>2026-02-04T10:50:39Z</dc:date>
    </item>
    <item>
      <title>Re: IMX95 PX4 and TSN issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX95-PX4-and-TSN-issues/m-p/2313824#M243894</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;1) i.MX 95 hasn't been implemented with PX4 on my end, I will confirm this,&lt;/P&gt;
&lt;P&gt;2) M7 can boot at the same time that A55, approximately. There wouldn't be so much of a delay.&lt;/P&gt;
&lt;P&gt;3) Yes, i.MX 95 is planned for robust TSN applications, has networking drivers in LF distribution, but RT Edge distribution has a larger stack, more robust than other processors like i.MX 93.&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Fri, 06 Feb 2026 13:52:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX95-PX4-and-TSN-issues/m-p/2313824#M243894</guid>
      <dc:creator>JosephAtNXP</dc:creator>
      <dc:date>2026-02-06T13:52:29Z</dc:date>
    </item>
  </channel>
</rss>

