<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMX8 Inline Encryption Engine in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2297439#M243507</link>
    <description>&lt;P&gt;How can I configure the IEE to encrypt/decrypt DDR content on the fly on the i.MX8QXP MEK board? I couldn't find any information in the MEK BSP.&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;What is the best practice?&lt;/STRONG&gt;&lt;SPAN&gt; Is this configured in the Device Tree? Or at the U-Boot level via a special &lt;/SPAN&gt;iee&lt;SPAN&gt; command? Is there maybe an application note about it?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Any advice is welcome.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 21 Jan 2026 13:52:01 GMT</pubDate>
    <dc:creator>reinerseifried</dc:creator>
    <dc:date>2026-01-21T13:52:01Z</dc:date>
    <item>
      <title>iMX8 Inline Encryption Engine</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2297439#M243507</link>
      <description>&lt;P&gt;How can I configure the IEE to encrypt/decrypt DDR content on the fly on the i.MX8QXP MEK board? I couldn't find any information in the MEK BSP.&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;What is the best practice?&lt;/STRONG&gt;&lt;SPAN&gt; Is this configured in the Device Tree? Or at the U-Boot level via a special &lt;/SPAN&gt;iee&lt;SPAN&gt; command? Is there maybe an application note about it?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Any advice is welcome.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 21 Jan 2026 13:52:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2297439#M243507</guid>
      <dc:creator>reinerseifried</dc:creator>
      <dc:date>2026-01-21T13:52:01Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8 Inline Encryption Engine</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2297600#M243515</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/96204"&gt;@reinerseifried&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing very well.&lt;/P&gt;
&lt;P&gt;We have not Documentation to share, but it should be enough enabling the:&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;config BLK_INLINE_ENCRYPTION = y.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Please take a look to the &lt;A href="https://github.com/nxp-imx/linux-imx/blob/df24f9428e38740256a410b983003a478e72a7c0/Documentation/block/inline-encryption.rst" target="_self"&gt;inline-encryption.rst&lt;/A&gt;.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Salas.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 21 Jan 2026 20:38:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2297600#M243515</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2026-01-21T20:38:14Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8 Inline Encryption Engine</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2298153#M243540</link>
      <description>&lt;P&gt;Hi Manuel,&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I probably expressed myself incorrectly. I did not mean “disk encryption,” but rather DDR in the sense of &lt;/SPAN&gt;&lt;STRONG&gt;Double Data Rate Random Access Memory&lt;/STRONG&gt;&lt;SPAN&gt;, also known as &lt;/SPAN&gt;&lt;STRONG&gt;DRAM&lt;/STRONG&gt;&lt;SPAN&gt;. There is even an erratum, &lt;/SPAN&gt;&lt;STRONG&gt;ERR010909&lt;/STRONG&gt;&lt;SPAN&gt;, for the controller, which literally states: &lt;/SPAN&gt;&lt;EM&gt;“IEE operation is limited to DRAM, OCRAM and FlexSPI memory space only.”&lt;/EM&gt;&lt;SPAN&gt; This &lt;/SPAN&gt;&lt;STRONG&gt;IEE function is exactly what we want to apply to DRAM&lt;/STRONG&gt;&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Reiner&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 22 Jan 2026 10:15:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2298153#M243540</guid>
      <dc:creator>reinerseifried</dc:creator>
      <dc:date>2026-01-22T10:15:15Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8 Inline Encryption Engine</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2301616#M243662</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/96204"&gt;@reinerseifried&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thank you, It was my misunderstood.&lt;/P&gt;
&lt;P&gt;Please take a look to the sc_fw_port. (System Controller Firmware Porting guide). There is described how to use it:&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Manuel_Salas_0-1769566986433.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/374512i1E10B85736B52D8E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Manuel_Salas_0-1769566986433.png" alt="Manuel_Salas_0-1769566986433.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You can download it here:&amp;nbsp;&lt;SPAN&gt;&lt;A href="https://www.nxp.com/design/design-center/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX" target="_self"&gt;Embedded Linux for i.MX Applications Processors&lt;/A&gt;.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Manuel_Salas_1-1769567107025.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/374513i5BBC24FBACA69DC7/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Manuel_Salas_1-1769567107025.png" alt="Manuel_Salas_1-1769567107025.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Then follow the instructions to build and get the documentation.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 28 Jan 2026 02:25:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8-Inline-Encryption-Engine/m-p/2301616#M243662</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2026-01-28T02:25:44Z</dc:date>
    </item>
  </channel>
</rss>

