<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPCG Register Reserved bits recommended value in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/LPCG-Register-Reserved-bits-recommended-value/m-p/2290782#M243284</link>
    <description>&lt;P&gt;Can someone from NXP support respond to my query:&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P&gt;No where mentioned in iMX8 Reference Manual related to LPCG Registers RESERVED bits recommended value.&lt;/P&gt;&lt;P&gt;Can we set to 1 as well for the RESERVED bits?&lt;/P&gt;&lt;P&gt;&amp;nbsp;Actually, I am initializing with 0x22222222 as generic pattern to LPCG Registers to set 'CLK_SWEN' bit. Is there any impact if we program 1 to RESERVED bits?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 09 Jan 2026 09:20:41 GMT</pubDate>
    <dc:creator>MerajJabri</dc:creator>
    <dc:date>2026-01-09T09:20:41Z</dc:date>
    <item>
      <title>LPCG Register Reserved bits recommended value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPCG-Register-Reserved-bits-recommended-value/m-p/2250319#M242456</link>
      <description>&lt;P&gt;No where mentioned in iMX8 Reference Manual related to LPCG Registers RESERVED bits recommended value.&lt;/P&gt;&lt;P&gt;Can we set to 1 as well for the RESERVED bits?&lt;/P&gt;&lt;P&gt;&amp;nbsp;Actually, I am initializing with 0x22222222 as generic pattern to LPCG Registers to set 'CLK_SWEN' bit. Is there any impact if we program 1 to RESERVED bits?&lt;/P&gt;</description>
      <pubDate>Thu, 27 Nov 2025 09:57:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPCG-Register-Reserved-bits-recommended-value/m-p/2250319#M242456</guid>
      <dc:creator>MerajJabri</dc:creator>
      <dc:date>2025-11-27T09:57:33Z</dc:date>
    </item>
    <item>
      <title>Re: LPCG Register Reserved bits recommended value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPCG-Register-Reserved-bits-recommended-value/m-p/2290782#M243284</link>
      <description>&lt;P&gt;Can someone from NXP support respond to my query:&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P&gt;No where mentioned in iMX8 Reference Manual related to LPCG Registers RESERVED bits recommended value.&lt;/P&gt;&lt;P&gt;Can we set to 1 as well for the RESERVED bits?&lt;/P&gt;&lt;P&gt;&amp;nbsp;Actually, I am initializing with 0x22222222 as generic pattern to LPCG Registers to set 'CLK_SWEN' bit. Is there any impact if we program 1 to RESERVED bits?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 09 Jan 2026 09:20:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPCG-Register-Reserved-bits-recommended-value/m-p/2290782#M243284</guid>
      <dc:creator>MerajJabri</dc:creator>
      <dc:date>2026-01-09T09:20:41Z</dc:date>
    </item>
  </channel>
</rss>

