<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX8QM reset reason issue</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2251589#M242513</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/248725"&gt;@aliaksei_kakhayeu&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Can you share where you trigger WDOG reset? Cortex-A or Cortex-M?&lt;BR /&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
    <pubDate>Mon, 01 Dec 2025 01:51:13 GMT</pubDate>
    <dc:creator>Zhiming_Liu</dc:creator>
    <dc:date>2025-12-01T01:51:13Z</dc:date>
    <item>
      <title>iMX8QM reset reason issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2251480#M242507</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I have a question related to providing "reset reason" on iMX8QM based bord.&lt;/P&gt;&lt;P&gt;We use API call "&lt;SPAN&gt;sc_pm_reset_reason&lt;/SPAN&gt;&lt;SPAN&gt;"&amp;nbsp; (SCUFW 1.15.0). from U-boot which sends&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;PM_FUNC_RESET_REASON message to SCU. Unfortunately we receive always the same value: 0 or 2 (depending on boot media: eMMC or SDCard), which can be translated using&amp;nbsp;imx8qm-scu-firmware/platform/svc/pm/api.h as "0 =&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;Power on reset&lt;/SPAN&gt;&lt;SPAN&gt;" "2 =&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;Software reset&lt;/SPAN&gt;&lt;SPAN&gt;", so in fact SCUFW just ignores real reset reason, e.g. "3 =&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;Partition watchdog reset&lt;/SPAN&gt;&lt;SPAN&gt;"&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;After some investigation we found that it happens because of different "partitions" set (caller_pt = 1) and read (caller_pt=3) reset reasons. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Another finding is that return value of&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;soc_reset_reason() - it always constant (0 or 2) and does not depend on the real reboot cause.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;This post has attached patch with workaround that adds some printings to understand behavior and quick fix for the issue.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Could someone please have a look - thanks in advance!&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Sat, 29 Nov 2025 18:31:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2251480#M242507</guid>
      <dc:creator>aliaksei_kakhayeu</dc:creator>
      <dc:date>2025-11-29T18:31:16Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8QM reset reason issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2251589#M242513</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/248725"&gt;@aliaksei_kakhayeu&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Can you share where you trigger WDOG reset? Cortex-A or Cortex-M?&lt;BR /&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
      <pubDate>Mon, 01 Dec 2025 01:51:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2251589#M242513</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2025-12-01T01:51:13Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8QM reset reason issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2252018#M242527</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/151788"&gt;@Zhiming_Liu&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I trigger watchdog by manual kernel crashing: "echo c &amp;gt; /proc/sysrq-trigger"&amp;nbsp; on Cortex-A.&lt;/P&gt;</description>
      <pubDate>Mon, 01 Dec 2025 08:29:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2252018#M242527</guid>
      <dc:creator>aliaksei_kakhayeu</dc:creator>
      <dc:date>2025-12-01T08:29:41Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8QM reset reason issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2252712#M242552</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/248725"&gt;@aliaksei_kakhayeu&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Would you mind share the POR design on your board?&lt;/P&gt;
&lt;P&gt;Here is POR design on i.MX8QM MEK, the SCU WDOG will trigger POR signal to i.MX8.&amp;nbsp;And the watchdog in Linux is a virtual watchdog. From the i.MX8QM MEK perspective, the WDOG reset is implemented as a POR-type reset.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Zhiming_Liu_0-1764645092343.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/368114i959AE07E68C76576/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Zhiming_Liu_0-1764645092343.png" alt="Zhiming_Liu_0-1764645092343.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Zhiming_Liu_1-1764645460387.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/368118i42760B1564540305/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Zhiming_Liu_1-1764645460387.png" alt="Zhiming_Liu_1-1764645460387.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;If you simply want to make the reason for the reset clearer, then this modification is acceptable.&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
      <pubDate>Tue, 02 Dec 2025 03:22:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2252712#M242552</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2025-12-02T03:22:00Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8QM reset reason issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2259485#M242813</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/151788"&gt;@Zhiming_Liu&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We decided to use this&amp;nbsp; patch - thanks for help!&lt;/P&gt;</description>
      <pubDate>Wed, 10 Dec 2025 21:17:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QM-reset-reason-issue/m-p/2259485#M242813</guid>
      <dc:creator>aliaksei_kakhayeu</dc:creator>
      <dc:date>2025-12-10T21:17:44Z</dc:date>
    </item>
  </channel>
</rss>

