<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: questions about uart node in different imx8mp device trees in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2205817#M242206</link>
    <description>&lt;P&gt;I got it, and thank you piont it and sharing, great thanks&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/254788"&gt;@kawateb265&lt;/a&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 17 Nov 2025 06:09:18 GMT</pubDate>
    <dc:creator>Rita_Wang</dc:creator>
    <dc:date>2025-11-17T06:09:18Z</dc:date>
    <item>
      <title>questions about uart node in different imx8mp device trees</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2200767#M241997</link>
      <description>&lt;P&gt;&lt;BR /&gt;In &lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/arch/arm64/boot/dts/freescale/imx8mp-evk.dts" target="_blank" rel="noopener"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/arch/arm64/boot/dts/freescale/imx8mp-evk.dts&lt;/A&gt;&lt;BR /&gt;&lt;EM&gt;&amp;amp;uart1 { /* BT */&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-names = "default";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart1&amp;gt;;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&lt;STRONG&gt;assigned-clocks = &amp;lt;&amp;amp;clk IMX8MP_CLK_UART1&amp;gt;;&lt;/STRONG&gt;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&lt;STRONG&gt;assigned-clock-parents = &amp;lt;&amp;amp;clk IMX8MP_SYS_PLL1_80M&amp;gt;;&lt;/STRONG&gt;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;uart-has-rtscts;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;status = "okay";&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;bluetooth {&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;compatible = "nxp,88w8997-bt";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;};&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;};&lt;/EM&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;EM&gt;&amp;amp;uart3 {&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-names = "default";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart3&amp;gt;;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&lt;STRONG&gt;assigned-clocks = &amp;lt;&amp;amp;clk IMX8MP_CLK_UART3&amp;gt;;&lt;/STRONG&gt;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&lt;STRONG&gt;assigned-clock-parents = &amp;lt;&amp;amp;clk IMX8MP_SYS_PLL1_80M&amp;gt;;&lt;/STRONG&gt;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&lt;STRONG&gt;uart-has-rtscts;&lt;/STRONG&gt;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;status = "okay";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;};&lt;/EM&gt;&lt;BR /&gt;&lt;BR /&gt;In&amp;nbsp;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts" target="_blank" rel="noopener"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;/* GPS / off-board header */&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&amp;amp;uart1 {&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-names = "default";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart1&amp;gt;;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;status = "okay";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;};&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;/* bluetooth HCI */&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&amp;amp;uart3 {&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-names = "default";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart3&amp;gt;, &amp;lt;&amp;amp;pinctrl_uart3_gpio&amp;gt;;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&lt;STRONG&gt;cts-gpios = &amp;lt;&amp;amp;gpio3 21 GPIO_ACTIVE_LOW&amp;gt;;&lt;/STRONG&gt;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;&lt;STRONG&gt;rts-gpios = &amp;lt;&amp;amp;gpio3 22 GPIO_ACTIVE_LOW&amp;gt;;&lt;/STRONG&gt;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;status = "okay";&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;bluetooth {&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;compatible = "brcm,bcm4330-bt";&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;shutdown-gpios = &amp;lt;&amp;amp;gpio3 8 GPIO_ACTIVE_HIGH&amp;gt;;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;};&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;};&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Two&amp;nbsp;questions:&lt;/P&gt;&lt;P&gt;1. are propertys&amp;nbsp;&lt;EM&gt;&lt;STRONG&gt;assigned-clocks &lt;/STRONG&gt;&amp;amp;&amp;nbsp;&lt;STRONG&gt;assigned-clock-parents&amp;nbsp; &lt;/STRONG&gt;&lt;/EM&gt;necessary?&amp;nbsp;&amp;nbsp;&lt;SPAN&gt;What would happen if it's lacking?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;2.&amp;nbsp;What are the differences between the two hardware flow control methods &lt;EM&gt;&lt;STRONG&gt;uart-has-rtscts &lt;/STRONG&gt;and&amp;nbsp;&lt;/EM&gt;&lt;STRONG&gt;uart-has-rtscts &lt;/STRONG&gt;&amp;amp;&lt;EM&gt;&lt;STRONG&gt;cts-gpios&amp;amp;rts-gpios&lt;/STRONG&gt;&lt;/EM&gt;?&amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 07 Nov 2025 09:35:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2200767#M241997</guid>
      <dc:creator>machangbao</dc:creator>
      <dc:date>2025-11-07T09:35:53Z</dc:date>
    </item>
    <item>
      <title>Re: questions about uart node in different imx8mp device trees</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2204222#M242146</link>
      <description>&lt;P&gt;Q1:&lt;/P&gt;
&lt;P&gt;1. are propertys&amp;nbsp;&lt;EM&gt;&lt;STRONG&gt;assigned-clocks&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/STRONG&gt;&amp;amp;&amp;nbsp;&lt;STRONG&gt;assigned-clock-parents&amp;nbsp;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/EM&gt;necessary?&amp;nbsp;&amp;nbsp;&lt;SPAN&gt;What would happen if it's lacking?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;A:Yes, necessary.&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;These properties are part of the Common Clock Framework in Linux device trees. They are used to configure the &lt;STRONG&gt;clock source&lt;/STRONG&gt; and &lt;STRONG&gt;parent&lt;/STRONG&gt; for a peripheral at boot time.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;If lacking,&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN data-slate-node="text"&gt;&lt;SPAN class="" data-slate-leaf="true" data-sent-id="YZqN6RYNqr" data-para-id="0"&gt;Incorrect baud rate if the default clock frequency doesn’t match what the driver expects.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN data-slate-node="text"&gt;&lt;SPAN class="" data-slate-leaf="true" data-sent-id="2NwPP8R0wo" data-para-id="1"&gt;Potential instability if the clock source is not optimal for low-power or performance modes.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;2.&amp;nbsp;What are the differences between the two hardware flow control methods&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;EM&gt;&lt;STRONG&gt;uart-has-rtscts&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/STRONG&gt;and&amp;nbsp;&lt;/EM&gt;&lt;STRONG&gt;uart-has-rtscts&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/STRONG&gt;&amp;amp;&lt;EM&gt;&lt;STRONG&gt;cts-gpios&amp;amp;rts-gpios&lt;/STRONG&gt;&lt;/EM&gt;?&amp;nbsp;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;A:&lt;EM&gt;&lt;STRONG&gt;uart-has-rtscts&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/EM&gt;是一个 Device Tree 属性，用于告诉 Linux UART 驱动该串口支持 硬件流控 (RTS/CTS)，并且应该启用它。&lt;SPAN data-slate-fragment="JTVCJTdCJTIydHlwZSUyMiUzQSUyMnBhcmFncmFwaCUyMiUyQyUyMmNoaWxkcmVuJTIyJTNBJTVCJTdCJTIyaWQlMjIlM0ElMjJZWnFOMmF6bnFyJTIyJTJDJTIycGFyYUlkeCUyMiUzQTAlMkMlMjJzcmMlMjIlM0ElMjJSVFMlMjAoUmVxdWVzdCUyMFRvJTIwU2VuZCklMjAlRTUlOTIlOEMlMjBDVFMlMjAoQ2xlYXIlMjBUbyUyMFNlbmQpJTIwJUU0JUJGJUExJUU1JThGJUI3JUU3JTk0JUIxJTIwVUFSVCUyMCVFNiU4RSVBNyVFNSU4OCVCNiVFNSU5OSVBOCVFNyVBMSVBQyVFNCVCQiVCNiVFOCU4NyVBQSVFNSU4QSVBOCVFNSVBNCU4NCVFNyU5MCU4NiVFRiVCQyU4QyVFNCVCOCU4RCVFOSU5QyU4MCVFOCVBNiU4MSVFOCVCRCVBRiVFNCVCQiVCNiVFNSVCOSVCMiVFOSVBMiU4NCUyMiUyQyUyMmRzdCUyMiUzQSUyMlRoZSUyMFJUUyUyMChSZXF1ZXN0JTIwVG8lMjBTZW5kKSUyMGFuZCUyMENUUyUyMChDbGVhciUyMFRvJTIwU2VuZCklMjBzaWduYWxzJTIwYXJlJTIwYXV0b21hdGljYWxseSUyMHByb2Nlc3NlZCUyMGJ5JTIwdGhlJTIwVUFSVCUyMGNvbnRyb2xsZXIlMjBoYXJkd2FyZSUyMHdpdGhvdXQlMjBzb2Z0d2FyZSUyMGludGVydmVudGlvbiUyMiUyQyUyMm1ldGFkYXRhJTIyJTNBJTIyJTIyJTJDJTIybWF0Y2hlcyUyMiUzQW51bGwlMkMlMjJ0cmFuc2xhdGVkQnklMjIlM0FudWxsJTJDJTIybWV0YURhdGElMjIlM0ElNUIlNUQlMkMlMjJ0ZXh0JTIyJTNBJTIyUlRTJTIwKFJlcXVlc3QlMjBUbyUyMFNlbmQpJTIwJUU1JTkyJThDJTIwQ1RTJTIwKENsZWFyJTIwVG8lMjBTZW5kKSUyMCVFNCVCRiVBMSVFNSU4RiVCNyVFNyU5NCVCMSUyMFVBUlQlMjAlRTYlOEUlQTclRTUlODglQjYlRTUlOTklQTglRTclQTElQUMlRTQlQkIlQjYlRTglODclQUElRTUlOEElQTglRTUlQTQlODQlRTclOTAlODYlRUYlQkMlOEMlRTQlQjglOEQlRTklOUMlODAlRTglQTYlODElRTglQkQlQUYlRTQlQkIlQjYlRTUlQjklQjIlRTklQTIlODQlMjIlN0QlNUQlN0QlNUQ="&gt;RTS (Request To Send) 和 CTS (Clear To Send) 信号由 UART 控制器硬件自动处理，不需要软件干预&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN data-slate-fragment="JTVCJTdCJTIydHlwZSUyMiUzQSUyMnBhcmFncmFwaCUyMiUyQyUyMmNoaWxkcmVuJTIyJTNBJTVCJTdCJTIyaWQlMjIlM0ElMjJ4TTVsUjNZTXFHJTIyJTJDJTIycGFyYUlkeCUyMiUzQTElMkMlMjJzcmMlMjIlM0ElMjJUaGUlMjBkcml2ZXIlMjB3aWxsJTIwZW5hYmxlJTIwaGFyZHdhcmUlMjBmbG93JTIwY29udHJvbCglMjAoUlRTJTJGQ1RTKSklMjBmdW5jdGlvbiUyMHdoZW4lMjBpbml0aWFsaXppbmclMjBVQVJUJTIyJTJDJTIyZHN0JTIyJTNBJTIyVGhlJTIwZHJpdmVyJTIwd2lsbCUyMGVuYWJsZSUyMGhhcmR3YXJlJTIwZmxvdyUyMGNvbnRyb2woJTIwKFJUUyUyRkNUUykpJTIwZnVuY3Rpb24lMjB3aGVuJTIwaW5pdGlhbGl6aW5nJTIwVUFSVCUyMiUyQyUyMm1ldGFkYXRhJTIyJTNBJTIyJTIyJTJDJTIybWF0Y2hlcyUyMiUzQW51bGwlMkMlMjJ0cmFuc2xhdGVkQnklMjIlM0FudWxsJTJDJTIybWV0YURhdGElMjIlM0ElNUIlNUQlMkMlMjJ0ZXh0JTIyJTNBJTIyVGhlJTIwZHJpdmVyJTIwd2lsbCUyMGVuYWJsZSUyMGhhcmR3YXJlJTIwZmxvdyUyMGNvbnRyb2woJTIwKFJUUyUyRkNUUykpJTIwZnVuY3Rpb24lMjB3aGVuJTIwaW5pdGlhbGl6aW5nJTIwVUFSVCUyMiU3RCU1RCU3RCU1RA=="&gt;The driver will enable hardware flow control( (RTS/CTS)) function when initializing UART.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN data-slate-fragment="JTVCJTdCJTIydHlwZSUyMiUzQSUyMnBhcmFncmFwaCUyMiUyQyUyMmNoaWxkcmVuJTIyJTNBJTVCJTdCJTIyaWQlMjIlM0ElMjJ4TTVsUjNZTXFHJTIyJTJDJTIycGFyYUlkeCUyMiUzQTElMkMlMjJzcmMlMjIlM0ElMjJUaGUlMjBkcml2ZXIlMjB3aWxsJTIwZW5hYmxlJTIwaGFyZHdhcmUlMjBmbG93JTIwY29udHJvbCglMjAoUlRTJTJGQ1RTKSklMjBmdW5jdGlvbiUyMHdoZW4lMjBpbml0aWFsaXppbmclMjBVQVJUJTIyJTJDJTIyZHN0JTIyJTNBJTIyVGhlJTIwZHJpdmVyJTIwd2lsbCUyMGVuYWJsZSUyMGhhcmR3YXJlJTIwZmxvdyUyMGNvbnRyb2woJTIwKFJUUyUyRkNUUykpJTIwZnVuY3Rpb24lMjB3aGVuJTIwaW5pdGlhbGl6aW5nJTIwVUFSVCUyMiUyQyUyMm1ldGFkYXRhJTIyJTNBJTIyJTIyJTJDJTIybWF0Y2hlcyUyMiUzQW51bGwlMkMlMjJ0cmFuc2xhdGVkQnklMjIlM0FudWxsJTJDJTIybWV0YURhdGElMjIlM0ElNUIlNUQlMkMlMjJ0ZXh0JTIyJTNBJTIyVGhlJTIwZHJpdmVyJTIwd2lsbCUyMGVuYWJsZSUyMGhhcmR3YXJlJTIwZmxvdyUyMGNvbnRyb2woJTIwKFJUUyUyRkNUUykpJTIwZnVuY3Rpb24lMjB3aGVuJTIwaW5pdGlhbGl6aW5nJTIwVUFSVCUyMiU3RCU1RCU3RCU1RA=="&gt;cts-gpios 和 rts-gpios 是 Device Tree 属性，用于在硬件没有原生 RTS/CTS 引脚，或者需要通过 GPIO 来模拟流控时使用。驱动会通过 GPIO 来实现流控，而不是使用 UART 控制器的硬件 RTS/CTS.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 17 Nov 2025 06:06:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2204222#M242146</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2025-11-17T06:06:22Z</dc:date>
    </item>
    <item>
      <title>Re: questions about uart node in different imx8mp device trees</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2205380#M242194</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/57740"&gt;@Rita_Wang&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;There's a very serious mistake in your answer.&lt;/P&gt;&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/Documentation/devicetree/bindings/serial/serial.yaml" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/Documentation/devicetree/bindings/serial/serial.yaml&lt;/A&gt;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;if:
  required:
    - uart-has-rtscts
then:
  properties:
    cts-gpios: false
    rts-gpios: false&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Rita_Wang_0-1763017665901.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/365749i9D131823C3A91D1F/image-size/large?v=v2&amp;amp;px=999" role="button" title="Rita_Wang_0-1763017665901.png" alt="Rita_Wang_0-1763017665901.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/Documentation/devicetree/bindings/serial/serial.yaml" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.12.y/Documentation/devicetree/bindings/serial/serial.yaml&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;cts-gpios:
maxItems: 1
description:
Must contain a GPIO specifier, referring to the GPIO pin to be used as
the UART's CTS line.&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt; rts-gpios:
    maxItems: 1
    description:
      Must contain a GPIO specifier, referring to the GPIO pin to be used as
      the UART's RTS line.&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt; uart-has-rtscts:
    $ref: /schemas/types.yaml#/definitions/flag
    description:
      The presence of this property indicates that the UART has dedicated lines
      for RTS/CTS hardware flow control, and that they are available for use
      (wired and enabled by pinmux configuration).  This depends on both the
      UART hardware and the board wiring.&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;if:
  required:
    - uart-has-rtscts
then:
  properties:
    cts-gpios: false
    rts-gpios: false&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 14 Nov 2025 19:34:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2205380#M242194</guid>
      <dc:creator>kawateb265</dc:creator>
      <dc:date>2025-11-14T19:34:56Z</dc:date>
    </item>
    <item>
      <title>Re: questions about uart node in different imx8mp device trees</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2205817#M242206</link>
      <description>&lt;P&gt;I got it, and thank you piont it and sharing, great thanks&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/254788"&gt;@kawateb265&lt;/a&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 17 Nov 2025 06:09:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2205817#M242206</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2025-11-17T06:09:18Z</dc:date>
    </item>
    <item>
      <title>Re: questions about uart node in different imx8mp device trees</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2206266#M242223</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/57740"&gt;@Rita_Wang&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We came here because we trust the professional expertise of NXP engineers.&lt;BR /&gt;We came here because we are seeking professional support.&lt;/P&gt;&lt;P&gt;The trust in NXP led to&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/196155"&gt;@machangbao&lt;/a&gt;&amp;nbsp; marking an incorrect answer as the solution.&lt;/P&gt;&lt;P&gt;It’s obvious at a glance from your table that it was generated by AI. We are not here to get AI-rephrased answers.&lt;BR /&gt;If NXP engineers are also just asking AI, then why wouldn’t we just ask AI directly?&lt;/P&gt;</description>
      <pubDate>Mon, 17 Nov 2025 23:21:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/questions-about-uart-node-in-different-imx8mp-device-trees/m-p/2206266#M242223</guid>
      <dc:creator>kawateb265</dc:creator>
      <dc:date>2025-11-17T23:21:49Z</dc:date>
    </item>
  </channel>
</rss>

