<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックMIMX9331XVVXMAB Timing model (.v) for LPPDR4 Hyperlynx simulation</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MIMX9331XVVXMAB-Timing-model-v-for-LPPDR4-Hyperlynx-simulation/m-p/2197459#M241873</link>
    <description>&lt;P&gt;&lt;SPAN&gt;Hello, I am trying to simulatie the LPDDR4-interface in Hyperlynx and I require the timing model file (*.v) for MIMX9331XVVXMAB. I'm currently using the&amp;nbsp;imx93_306fccsp_11x11_121.ibs ibis file for the simulation. Can you please provide me with this file?&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 03 Nov 2025 10:25:45 GMT</pubDate>
    <dc:creator>DBR89</dc:creator>
    <dc:date>2025-11-03T10:25:45Z</dc:date>
    <item>
      <title>MIMX9331XVVXMAB Timing model (.v) for LPPDR4 Hyperlynx simulation</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX9331XVVXMAB-Timing-model-v-for-LPPDR4-Hyperlynx-simulation/m-p/2197459#M241873</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hello, I am trying to simulatie the LPDDR4-interface in Hyperlynx and I require the timing model file (*.v) for MIMX9331XVVXMAB. I'm currently using the&amp;nbsp;imx93_306fccsp_11x11_121.ibs ibis file for the simulation. Can you please provide me with this file?&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 03 Nov 2025 10:25:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX9331XVVXMAB-Timing-model-v-for-LPPDR4-Hyperlynx-simulation/m-p/2197459#M241873</guid>
      <dc:creator>DBR89</dc:creator>
      <dc:date>2025-11-03T10:25:45Z</dc:date>
    </item>
    <item>
      <title>Re: MIMX9331XVVXMAB Timing model (.v) for LPPDR4 Hyperlynx simulation</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMX9331XVVXMAB-Timing-model-v-for-LPPDR4-Hyperlynx-simulation/m-p/2197711#M241885</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/256436"&gt;@DBR89&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing very well.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Unfortunately, we have not that file available to share.&lt;/P&gt;
&lt;P&gt;You can use the IBIS file for simulations and Config tools DDR for generate your timing files for your DDR.&lt;/P&gt;
&lt;P&gt;For more information refer to the Chapter 6 DDR Tool of the&amp;nbsp;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMXUG" target="_self"&gt;User Guide for Config Tools for i.MX&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Mon, 03 Nov 2025 20:43:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMX9331XVVXMAB-Timing-model-v-for-LPPDR4-Hyperlynx-simulation/m-p/2197711#M241885</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2025-11-03T20:43:32Z</dc:date>
    </item>
  </channel>
</rss>

