<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックI.MX8 nano LPDDR4 support</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2177927#M241042</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I used the Rayson's LPDDR4 on our design and they did the SIPI test for the PCBA. Can you help check the result if it is good enough?&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
    <pubDate>Tue, 30 Sep 2025 06:30:31 GMT</pubDate>
    <dc:creator>EmmaT</dc:creator>
    <dc:date>2025-09-30T06:30:31Z</dc:date>
    <item>
      <title>I.MX8 nano LPDDR4 support</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2177927#M241042</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I used the Rayson's LPDDR4 on our design and they did the SIPI test for the PCBA. Can you help check the result if it is good enough?&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 30 Sep 2025 06:30:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2177927#M241042</guid>
      <dc:creator>EmmaT</dc:creator>
      <dc:date>2025-09-30T06:30:31Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX8 nano LPDDR4 support</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2178340#M241067</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;The report covers all critical timing and power parameters for LPDDR4 operation, the board PASS the categories of your testing environment, indicating a robust and compliant design.&lt;/P&gt;
&lt;P&gt;Just to double check, did you perform a DDR stress test? With this, we can confirm that the board does not have any issues in DDR side.&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;</description>
      <pubDate>Tue, 30 Sep 2025 17:33:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2178340#M241067</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2025-09-30T17:33:34Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX8 nano LPDDR4 support</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2178556#M241074</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Yes, I did the DDR tress test in chamber with temperature cycle. Please check the attached log file.&lt;/P&gt;</description>
      <pubDate>Wed, 01 Oct 2025 02:25:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2178556#M241074</guid>
      <dc:creator>EmmaT</dc:creator>
      <dc:date>2025-10-01T02:25:40Z</dc:date>
    </item>
    <item>
      <title>Re: I.MX8 nano LPDDR4 support</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2178876#M241085</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Thank you for the logs, with these tests you can confirm the correct operation of LPDDR section of your device.&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;</description>
      <pubDate>Wed, 01 Oct 2025 16:13:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/I-MX8-nano-LPDDR4-support/m-p/2178876#M241085</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2025-10-01T16:13:49Z</dc:date>
    </item>
  </channel>
</rss>

