<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX8QM Cortex-M FLEXCAN FreeRTOS</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-Cortex-M-FLEXCAN-FreeRTOS/m-p/2177512#M241017</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Please check:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/iMX8QM-FLEXCAN-enable-and-test-case-on-A-core/ta-p/1349003" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/iMX8QM-FLEXCAN-enable-and-test-case-on-A-core/ta-p/1349003&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/How-to-read-from-CAN-through-M4/m-p/1695836" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/How-to-read-from-CAN-through-M4/m-p/1695836&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
    <pubDate>Mon, 29 Sep 2025 14:14:13 GMT</pubDate>
    <dc:creator>Bio_TICFSL</dc:creator>
    <dc:date>2025-09-29T14:14:13Z</dc:date>
    <item>
      <title>i.MX8QM Cortex-M FLEXCAN FreeRTOS</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-Cortex-M-FLEXCAN-FreeRTOS/m-p/2175915#M240950</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;I’m working with i.MX8QM Cortex-M4 running FreeRTOS.&lt;BR /&gt;I use the NXP FlexCAN driver with interrupt callback. Inside the callback I try to call xSemaphoreGiveFromISR(), but the program always hangs/stuck at that point.&lt;/P&gt;&lt;P&gt;I already tried changing interrupt priority and checked FreeRTOS config, but still same result.&lt;BR /&gt;Does anyone have a simple example how to use FlexCAN with FreeRTOS task (semaphore or task notify) on i.MX8QM?&lt;/P&gt;&lt;P&gt;Here is my main program.&lt;BR /&gt;&lt;A title="flexcan_rtos" href="https://pastebin.com/BrhXQC1w" target="_self"&gt;https://pastebin.com/BrhXQC1w&lt;/A&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Thu, 25 Sep 2025 15:09:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-Cortex-M-FLEXCAN-FreeRTOS/m-p/2175915#M240950</guid>
      <dc:creator>io</dc:creator>
      <dc:date>2025-09-25T15:09:50Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8QM Cortex-M FLEXCAN FreeRTOS</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-Cortex-M-FLEXCAN-FreeRTOS/m-p/2177512#M241017</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Please check:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/iMX8QM-FLEXCAN-enable-and-test-case-on-A-core/ta-p/1349003" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/iMX8QM-FLEXCAN-enable-and-test-case-on-A-core/ta-p/1349003&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/How-to-read-from-CAN-through-M4/m-p/1695836" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/How-to-read-from-CAN-through-M4/m-p/1695836&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Mon, 29 Sep 2025 14:14:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-Cortex-M-FLEXCAN-FreeRTOS/m-p/2177512#M241017</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2025-09-29T14:14:13Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8QM Cortex-M FLEXCAN FreeRTOS</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-Cortex-M-FLEXCAN-FreeRTOS/m-p/2178167#M241057</link>
      <description>&lt;P&gt;Just wanna share for anyone who may need it.&lt;/P&gt;&lt;P&gt;The problem was just the interrupt setup. I wrongly set the NVIC Priority&lt;BR /&gt;NVIC_SetPriority(DMA_FLEXCAN0_INT_IRQn, 3); which should be NVIC_SetPriority(IRQSTEER_4_IRQn, 3);&lt;/P&gt;&lt;P&gt;The &lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;FLEXCAN0&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt; interrupt was connected to &lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;IRQSTEER_4_IRQn&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;. Because the interrupt priority&amp;nbsp;was wrongly set, it defaulted to a high priority (maybe&amp;nbsp;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;0)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;. Then when calling&amp;nbsp;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;xSemaphoreGiveFromISR()&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&amp;nbsp;inside isr flexcan_callback, it causing the &lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;portASSERT_IF_INTERRUPT_PRIORITY_INVALID()&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt; failure and the program to stuck there.&lt;/P&gt;&lt;P&gt;Ref:&lt;BR /&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/imx8qm-IRQSTEER-interrupt-mapping/m-p/1067519/highlight/true#M156853" target="_blank" rel="noopener"&gt;https://community.nxp.com/t5/i-MX-Processors/imx8qm-IRQSTEER-interrupt-mapping/m-p/1067519/highlight/true#M156853&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.freertos.org/Documentation/02-Kernel/03-Supported-devices/04-Demos/ARM-Cortex/RTOS-Cortex-M3-M4" target="_blank" rel="noopener"&gt;https://www.freertos.org/Documentation/02-Kernel/03-Supported-devices/04-Demos/ARM-Cortex/RTOS-Cortex-M3-M4&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;io&lt;/P&gt;</description>
      <pubDate>Tue, 30 Sep 2025 11:52:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8QM-Cortex-M-FLEXCAN-FreeRTOS/m-p/2178167#M241057</guid>
      <dc:creator>io</dc:creator>
      <dc:date>2025-09-30T11:52:28Z</dc:date>
    </item>
  </channel>
</rss>

