<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX-93  WDOG reset log record in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX-93-WDOG-reset-log-record/m-p/2158701#M240332</link>
    <description>&lt;P&gt;Hi,&lt;BR /&gt;&lt;BR /&gt;你可以在中断处理的时候写入少量日志。至于写入哪个存储器，可以选择QSPI FLASH，也可以选择emmc。&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;WDOG can generate an interrupt request to delay resets.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;When interrupts are enabled (&lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;INT &lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;= 1), and after a reset-triggering event (such as a counter timeout or invalid refresh attempt), WDOG:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;1. Generates an interrupt request.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;2. Waits 128 bus clocks (from the interrupt vector fetch, not the reset-triggering event).&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;3. Forces a reset.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;LI-WRAPPER&gt;&lt;SPAN class="fontstyle0"&gt;This process allows the ISR to perform tasks such as analyzing the stack to debug code. When interrupts are disabled (&lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;INT &lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;= 0), WDOG does not wait before forcing a reset&lt;/SPAN&gt; &lt;BR /&gt;&lt;/LI-WRAPPER&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
    <pubDate>Wed, 27 Aug 2025 02:57:01 GMT</pubDate>
    <dc:creator>Zhiming_Liu</dc:creator>
    <dc:date>2025-08-27T02:57:01Z</dc:date>
    <item>
      <title>IMX-93  WDOG reset log record</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX-93-WDOG-reset-log-record/m-p/2157996#M240309</link>
      <description>&lt;P&gt;翻译为英文如下：&lt;/P&gt;&lt;P&gt;I am using wdog1 on the M-core to monitor the program. When it times out, it causes the entire system to reset. However, I want to record the reset reason using a logging feature. Is there any way to do this? Or is there any non-volatile memory available on the M-core that can be used for this purpose?&lt;/P&gt;</description>
      <pubDate>Tue, 26 Aug 2025 05:27:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX-93-WDOG-reset-log-record/m-p/2157996#M240309</guid>
      <dc:creator>leoX</dc:creator>
      <dc:date>2025-08-26T05:27:47Z</dc:date>
    </item>
    <item>
      <title>Re: IMX-93  WDOG reset log record</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX-93-WDOG-reset-log-record/m-p/2158701#M240332</link>
      <description>&lt;P&gt;Hi,&lt;BR /&gt;&lt;BR /&gt;你可以在中断处理的时候写入少量日志。至于写入哪个存储器，可以选择QSPI FLASH，也可以选择emmc。&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;WDOG can generate an interrupt request to delay resets.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;When interrupts are enabled (&lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;INT &lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;= 1), and after a reset-triggering event (such as a counter timeout or invalid refresh attempt), WDOG:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;1. Generates an interrupt request.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;2. Waits 128 bus clocks (from the interrupt vector fetch, not the reset-triggering event).&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN class="fontstyle0"&gt;3. Forces a reset.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;LI-WRAPPER&gt;&lt;SPAN class="fontstyle0"&gt;This process allows the ISR to perform tasks such as analyzing the stack to debug code. When interrupts are disabled (&lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;INT &lt;/SPAN&gt;&lt;SPAN class="fontstyle0"&gt;= 0), WDOG does not wait before forcing a reset&lt;/SPAN&gt; &lt;BR /&gt;&lt;/LI-WRAPPER&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
      <pubDate>Wed, 27 Aug 2025 02:57:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX-93-WDOG-reset-log-record/m-p/2158701#M240332</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2025-08-27T02:57:01Z</dc:date>
    </item>
  </channel>
</rss>

