<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.MX93-Power Rise Time requirements in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX93-Power-Rise-Time-requirements/m-p/2142552#M239656</link>
    <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;We are designing a board with i.MX93 Processor with&amp;nbsp;PCA9451AHNY PMIC, as part of our design process we require the recommended rise time requirements for i.MX93 Power pins and&amp;nbsp;PCA9451AHNY PMIC's Buck and LDO output rise times. But this data is not available in both processor and PMIC datasheets. Could you please provide me with this details?&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Abhijith&lt;/P&gt;</description>
    <pubDate>Tue, 29 Jul 2025 09:03:55 GMT</pubDate>
    <dc:creator>AbhijithTP</dc:creator>
    <dc:date>2025-07-29T09:03:55Z</dc:date>
    <item>
      <title>i.MX93-Power Rise Time requirements</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX93-Power-Rise-Time-requirements/m-p/2142552#M239656</link>
      <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;We are designing a board with i.MX93 Processor with&amp;nbsp;PCA9451AHNY PMIC, as part of our design process we require the recommended rise time requirements for i.MX93 Power pins and&amp;nbsp;PCA9451AHNY PMIC's Buck and LDO output rise times. But this data is not available in both processor and PMIC datasheets. Could you please provide me with this details?&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Abhijith&lt;/P&gt;</description>
      <pubDate>Tue, 29 Jul 2025 09:03:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX93-Power-Rise-Time-requirements/m-p/2142552#M239656</guid>
      <dc:creator>AbhijithTP</dc:creator>
      <dc:date>2025-07-29T09:03:55Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX93-Power Rise Time requirements</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX93-Power-Rise-Time-requirements/m-p/2146030#M239810</link>
      <description>&lt;P&gt;Do you mean the&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Rita_Wang_0-1754294901351.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/350777iE0E479244C958811/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Rita_Wang_0-1754294901351.png" alt="Rita_Wang_0-1754294901351.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;According to the PCA9450 datasheet, its tRESTART is 250mS as shown below.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Rita_Wang_1-1754285417312.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/350741i4FB52438EA74890B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Rita_Wang_1-1754285417312.png" alt="Rita_Wang_1-1754285417312.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 04 Aug 2025 08:08:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX93-Power-Rise-Time-requirements/m-p/2146030#M239810</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2025-08-04T08:08:29Z</dc:date>
    </item>
  </channel>
</rss>

