<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX957 LPDDR Controller in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX957-LPDDR-Controller/m-p/2138768#M239473</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;We don't have much information about the upcoming i.MX 95 but in a preliminary datasheet it's said that it will support only LPDDR5/LPDDR4X not LPDDR4, for the rank side, it says that it will have 2 chip selects.&lt;/P&gt;
&lt;P&gt;As said, this was in a preliminary datasheet and since the processor is in pre-production, it's subject to change, please refer to the available documentation when it's out.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
    <pubDate>Wed, 23 Jul 2025 00:34:55 GMT</pubDate>
    <dc:creator>JosephAtNXP</dc:creator>
    <dc:date>2025-07-23T00:34:55Z</dc:date>
    <item>
      <title>i.MX957 LPDDR Controller</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX957-LPDDR-Controller/m-p/2138713#M239469</link>
      <description>&lt;P&gt;Will the forthcoming i.MX957 support LPDDR4 Dual Rank Memory or only Single Rank?&lt;/P&gt;</description>
      <pubDate>Tue, 22 Jul 2025 21:03:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX957-LPDDR-Controller/m-p/2138713#M239469</guid>
      <dc:creator>noeljg</dc:creator>
      <dc:date>2025-07-22T21:03:23Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX957 LPDDR Controller</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX957-LPDDR-Controller/m-p/2138768#M239473</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;We don't have much information about the upcoming i.MX 95 but in a preliminary datasheet it's said that it will support only LPDDR5/LPDDR4X not LPDDR4, for the rank side, it says that it will have 2 chip selects.&lt;/P&gt;
&lt;P&gt;As said, this was in a preliminary datasheet and since the processor is in pre-production, it's subject to change, please refer to the available documentation when it's out.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Wed, 23 Jul 2025 00:34:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX957-LPDDR-Controller/m-p/2138768#M239473</guid>
      <dc:creator>JosephAtNXP</dc:creator>
      <dc:date>2025-07-23T00:34:55Z</dc:date>
    </item>
  </channel>
</rss>

