<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: imx8mm POWER UP in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2117444#M238290</link>
    <description>&lt;P&gt;After downloading uboot to DDR, I put the kernel and DTP into DDR through the network, and then mounted the file system on the network to run. The entire IMX8MM motherboard can run normally, and the DDR throughput is also normal during testing. At this point, when I checked the files in EMMC, they were all normal and intact.&lt;BR /&gt;This IMX8mm motherboard schematic also references NXP's demo and the IMX8mm core board I previously used. The UART and IO usage is completely consistent with the development board, with the only difference being that the EMMC core board used is SDINBDA6-16G, while the EMMC I used is SDINBDG4-16G. The download uses uboot, and the kernel and file system are the same.&lt;BR /&gt;In the experiment, I set the bootmode to 01 download mode, and there was no signal from EMMC_CMD when powered on. I set it to 10 startup mode, and EMMC_CMD had a waveform when powered on. The core board is not connected to other boards. I directly soldered 5V power to the core board without UART and IO interference, and it cannot start.&lt;/P&gt;</description>
    <pubDate>Tue, 17 Jun 2025 06:06:23 GMT</pubDate>
    <dc:creator>yheng_dd</dc:creator>
    <dc:date>2025-06-17T06:06:23Z</dc:date>
    <item>
      <title>imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2116780#M238248</link>
      <description>&lt;P&gt;hello&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;I am using MIMX8MM6DVTLZAA ，it can be download the system to EMMC ，also can download DDR and run it normally after powering on. But when powered on and started from EMMC, the serial port did not print and could not be started. When IMX8MM is powered on, SD3_CMD has a waveform。&lt;BR /&gt;boot_CFG is set to 0010101000100011, boot mode is 10; TESTMDOE pull down, JTAGnTRST pull up. May I ask where else there may be issues&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jun 2025 08:48:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2116780#M238248</guid>
      <dc:creator>yheng_dd</dc:creator>
      <dc:date>2025-06-16T08:48:19Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2117211#M238275</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;When you say "also can download DDR and run it normally after powering on", do you mean that the bord is able to pass the DDR stress with DDR tool?&lt;/P&gt;
&lt;P&gt;If the board is able to be flashed, the issue could be caused by UART connection to debug Cortex-A core.&lt;/P&gt;
&lt;P&gt;Please check that you are using the same UART port used by default, if not a change should be done in image to use another UART port.&lt;/P&gt;
&lt;P&gt;Also, please check that you do not have issues in UART-USB bridge.&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jun 2025 20:45:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2117211#M238275</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2025-06-16T20:45:28Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2117444#M238290</link>
      <description>&lt;P&gt;After downloading uboot to DDR, I put the kernel and DTP into DDR through the network, and then mounted the file system on the network to run. The entire IMX8MM motherboard can run normally, and the DDR throughput is also normal during testing. At this point, when I checked the files in EMMC, they were all normal and intact.&lt;BR /&gt;This IMX8mm motherboard schematic also references NXP's demo and the IMX8mm core board I previously used. The UART and IO usage is completely consistent with the development board, with the only difference being that the EMMC core board used is SDINBDA6-16G, while the EMMC I used is SDINBDG4-16G. The download uses uboot, and the kernel and file system are the same.&lt;BR /&gt;In the experiment, I set the bootmode to 01 download mode, and there was no signal from EMMC_CMD when powered on. I set it to 10 startup mode, and EMMC_CMD had a waveform when powered on. The core board is not connected to other boards. I directly soldered 5V power to the core board without UART and IO interference, and it cannot start.&lt;/P&gt;</description>
      <pubDate>Tue, 17 Jun 2025 06:06:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2117444#M238290</guid>
      <dc:creator>yheng_dd</dc:creator>
      <dc:date>2025-06-17T06:06:23Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2117927#M238311</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Please confirm that the board does not go to serial download mode when the eMMC boot is selected.&lt;/P&gt;
&lt;P&gt;When the board is not able to use a bootable image in boot source, it will go to SDP. This could help to confirm if the board is not able to communicate with memory.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 17 Jun 2025 16:35:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2117927#M238311</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2025-06-17T16:35:44Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2119765#M238404</link>
      <description>&lt;P&gt;&lt;SPAN&gt;hello&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;when the eMMC boot is selected，At the moment of power on, EMMC_CM has a waveform signal of 100ms, and then IMX8MM is in download mode. Debug UART has no output and cannot input. If set to download mode, at the moment of power on, there is no signal from emmc_CM. Can you confirm if this is set to EMMC boot.&lt;BR /&gt;What tools should I use to try entering SDP&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Jun 2025 02:01:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2119765#M238404</guid>
      <dc:creator>yheng_dd</dc:creator>
      <dc:date>2025-06-20T02:01:33Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2120292#M238428</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;If there is communication to eMMC and then goes to SDP, means that there is not a bootable image in boot source, that is the boot flow. Please check that you are flashing the board correctly.&lt;/P&gt;
&lt;P&gt;You are using the correct settings to select eMMC as boot source.&lt;/P&gt;
&lt;P&gt;The way to enter in SDP is boot pins or do not find a bootable image in boot source.&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 20 Jun 2025 16:03:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2120292#M238428</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2025-06-20T16:03:07Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2121756#M238650</link>
      <description>&lt;P&gt;hello&lt;/P&gt;&lt;P&gt;The downloaded image file is working normally on the development board. The only difference between the board that cannot be started and the development board is that the EMMC model used on the development board is SDINBD6-16G, and the EMMC model used on the board that cannot be started is SDINBDG4-16G. Will there be any difference in the use of EMMC between these two models&lt;/P&gt;</description>
      <pubDate>Tue, 24 Jun 2025 02:17:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2121756#M238650</guid>
      <dc:creator>yheng_dd</dc:creator>
      <dc:date>2025-06-24T02:17:50Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2121806#M238656</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can you please help to check my log below? Is there any configration change in uboot for emmc boot?&lt;/P&gt;&lt;P&gt;U-Boot SPL 2018.03-00001-gac924e6-dirty (Jul 26 2022 - 15:51:28 +0800)&lt;BR /&gt;power_bd71837_init&lt;BR /&gt;DDRINFO: start DRAM init&lt;BR /&gt;DRAM PHY training for 3000MTS&lt;BR /&gt;check ddr_pmu_train_imem code&lt;BR /&gt;check ddr_pmu_train_imem code pass&lt;BR /&gt;check ddr_pmu_train_dmem code&lt;BR /&gt;check ddr_pmu_train_dmem code pass&lt;BR /&gt;Training PASS&lt;BR /&gt;DRAM PHY training for 400MTS&lt;BR /&gt;check ddr_pmu_train_imem code&lt;BR /&gt;check ddr_pmu_train_imem code pass&lt;BR /&gt;check ddr_pmu_train_dmem code&lt;BR /&gt;check ddr_pmu_train_dmem code pass&lt;BR /&gt;Training PASS&lt;BR /&gt;DRAM PHY training for 100MTS&lt;BR /&gt;check ddr_pmu_train_imem code&lt;BR /&gt;check ddr_pmu_train_imem code pass&lt;BR /&gt;check ddr_pmu_train_dmem code&lt;BR /&gt;check ddr_pmu_train_dmem code pass&lt;BR /&gt;Training PASS&lt;BR /&gt;DRAM PHY training for 3000MTS&lt;BR /&gt;check ddr_pmu_train_imem code&lt;BR /&gt;check ddr_pmu_train_imem code pass&lt;BR /&gt;check ddr_pmu_train_dmem code&lt;BR /&gt;check ddr_pmu_train_dmem code pass&lt;BR /&gt;Training PASS&lt;BR /&gt;DDRINFO:ddrphy calibration done&lt;BR /&gt;DDRINFO: ddrmix config done&lt;BR /&gt;Normal Boot&lt;BR /&gt;Trying to boot from USB SDP&lt;BR /&gt;SDP: initialize...&lt;BR /&gt;SDP: handle requests...&lt;BR /&gt;Downloading file of size 884608 to 0x40400000... done&lt;BR /&gt;Jumping to header at 0x40400000&lt;BR /&gt;Header Tag is not an IMX image&lt;BR /&gt;Found header at 0x404289a0&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;U-Boot 2018.03-00001-gac924e6-dirty (Jul 26 2022 - 15:51:28 +0800)&lt;/P&gt;&lt;P&gt;CPU: Freescale i.MX8MMQ rev1.0 1800 MHz (running at 1200 MHz)&lt;BR /&gt;CPU: Commercial temperature grade (0C to 95C) at 40C&lt;BR /&gt;Reset cause: POR&lt;BR /&gt;Model: FSL i.MX8MM EVK board&lt;BR /&gt;DRAM: 2 GiB&lt;BR /&gt;MMC: FSL_SDHC: 0, FSL_SDHC: 1&lt;BR /&gt;Loading Environment from MMC... Card did not respond to voltage select!&lt;BR /&gt;*** Warning - No block device, using default environment&lt;/P&gt;&lt;P&gt;Failed (-5)&lt;BR /&gt;In: serial&lt;BR /&gt;Out: serial&lt;BR /&gt;Err: serial&lt;/P&gt;&lt;P&gt;BuildInfo:&lt;BR /&gt;- ATF 09c5cc9&lt;BR /&gt;- U-Boot 2018.03-00001-gac924e6-dirty&lt;/P&gt;&lt;P&gt;Detect USB boot. Will enter fastboot mode!&lt;BR /&gt;Net: No ethernet found.&lt;BR /&gt;Card did not respond to voltage select!&lt;BR /&gt;Block device mmc 0 not supported&lt;BR /&gt;bcb_rw_block, get_block_size return 0&lt;BR /&gt;read_bootctl, bcb_rw_block read failed&lt;BR /&gt;read command failed&lt;BR /&gt;Fastboot: Normal&lt;BR /&gt;Boot from USB for uuu&lt;BR /&gt;Hit any key to stop autoboot: 0&lt;BR /&gt;baudrate=115200&lt;BR /&gt;bootcmd=fastboot 0&lt;BR /&gt;bootdelay=2&lt;BR /&gt;ethprime=FEC&lt;BR /&gt;fdt_high=0xffffffffffffffff&lt;BR /&gt;fdtcontroladdr=b9f0a548&lt;BR /&gt;initrd_high=0xffffffffffffffff&lt;BR /&gt;loadaddr=0x40480000&lt;BR /&gt;soc_type=imx8mm&lt;BR /&gt;splashpos=m,m&lt;BR /&gt;stderr=serial&lt;BR /&gt;stdin=serial&lt;BR /&gt;stdout=serial&lt;/P&gt;&lt;P&gt;Environment size: 261/4092 bytes&lt;BR /&gt;Detect USB boot. Will enter fastboot mode!&lt;BR /&gt;Detect USB boot. Will enter fastboot mode!&lt;BR /&gt;flash target iu-boot=&amp;gt;&lt;BR /&gt;u-boot=&amp;gt;&lt;BR /&gt;u-boot=&amp;gt;&lt;BR /&gt;u-boot=&amp;gt;&lt;BR /&gt;u-boot=&amp;gt;&lt;/P&gt;</description>
      <pubDate>Tue, 24 Jun 2025 03:23:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2121806#M238656</guid>
      <dc:creator>yheng_dd</dc:creator>
      <dc:date>2025-06-24T03:23:56Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2122460#M238692</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;As you can see eMMC is not responding at initialization, this could be caused by a hardware issue or device tree configuration.&lt;/P&gt;
&lt;P&gt;Please check that the board has the correct power configuration is correct to change from 3.3V to 1.8V.&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;</description>
      <pubDate>Tue, 24 Jun 2025 19:17:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2122460#M238692</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2025-06-24T19:17:14Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mm POWER UP</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2122668#M238705</link>
      <description>&lt;P&gt;Thank you. The issue has been resolved&lt;BR /&gt;The difference in EMMC results in inconsistent uboot, causing IMX8MM to not find the file header during startup&lt;/P&gt;</description>
      <pubDate>Wed, 25 Jun 2025 02:30:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mm-POWER-UP/m-p/2122668#M238705</guid>
      <dc:creator>yheng_dd</dc:creator>
      <dc:date>2025-06-25T02:30:12Z</dc:date>
    </item>
  </channel>
</rss>

