<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX8M Mini DSE settings</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2116495#M238226</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/195402"&gt;@mpsotti&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The “Test Conditions” column of Table 26, “GPIO DC Parameters,” lists the exact current values (e.g., mA) for different DSE settings in the order of X1, X2, X4, and X6 for both 1.8V and 3.3V supply voltages.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Zhiming_Liu_0-1750038160300.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/342962iC4D2A7E514FFDA52/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Zhiming_Liu_0-1750038160300.png" alt="Zhiming_Liu_0-1750038160300.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Zhiming_Liu_0-1750038160300.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;For SDIO interface, did you design the SDIO interface according to the specifications in the hardware design documentation? Does this problem only occur during EMC testing, or does it affect the normal use of the SDIO?&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
    <pubDate>Mon, 16 Jun 2025 01:49:39 GMT</pubDate>
    <dc:creator>Zhiming_Liu</dc:creator>
    <dc:date>2025-06-16T01:49:39Z</dc:date>
    <item>
      <title>i.MX8M Mini DSE settings</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2116022#M238182</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;regarding the i.MX8M &lt;STRONG&gt;Mini&lt;/STRONG&gt; processor, I cannot find in the documentation (datasheet, reference manual, hardware guidelines) any reference to a fundamental parameter: the characteristic impedance of the GPIO pads depending on the value set in the pinmux control register (DSE bit). Only values such as x1, x2, x4, x6 are indicated, but not in reference to a characteristic R0, as specified for other NXP processors.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I’m experiencing some EMC-related issues on the SDIO lines, and having this parameter would be helpful to potentially test terminations, characterize the line, and perform simulations.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The only thing I found in the datasheet is the current specification at 1.8V and 3.3V under the "GPIO DC parameters," but based on the listed values, I get a minimum value of 1.8V / 9.6mA = 187.5 ohms, which seems extremely high for SDIO signals operating in SDR104 mode (208 MHz)!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mpsotti_1-1749805451681.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/342851i197300810ED8D160/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mpsotti_1-1749805451681.png" alt="mpsotti_1-1749805451681.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;mpsotti_1-1749805451681.png&lt;/span&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Otherwise, I found on page 32 the resistance values for the DDR pads only. I would expect similar orders of magnitude for the SDIO peripheral pads.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mpsotti_0-1749805431676.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/342848iACD7B838135019AD/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mpsotti_0-1749805431676.png" alt="mpsotti_0-1749805431676.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;mpsotti_0-1749805431676.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;IHere there are similar questions I found on the forum:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/iMX8MP-drive-strength-x1-x6-meaning/m-p/1516227" target="_blank"&gt;Solved: iMX8MP drive strength x1..x6 meaning - NXP Community&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/I-MX8M-GPIO-output-impedance/td-p/1180807" target="_blank"&gt;I.MX8M GPIO output impedance - NXP Community&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;but the answers are not well explained..&amp;nbsp;Could someone clarify if I’m missing something?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;thank you.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 13 Jun 2025 09:25:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2116022#M238182</guid>
      <dc:creator>mpsotti</dc:creator>
      <dc:date>2025-06-13T09:25:27Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8M Mini DSE settings</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2116495#M238226</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/195402"&gt;@mpsotti&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The “Test Conditions” column of Table 26, “GPIO DC Parameters,” lists the exact current values (e.g., mA) for different DSE settings in the order of X1, X2, X4, and X6 for both 1.8V and 3.3V supply voltages.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Zhiming_Liu_0-1750038160300.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/342962iC4D2A7E514FFDA52/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Zhiming_Liu_0-1750038160300.png" alt="Zhiming_Liu_0-1750038160300.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Zhiming_Liu_0-1750038160300.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;For SDIO interface, did you design the SDIO interface according to the specifications in the hardware design documentation? Does this problem only occur during EMC testing, or does it affect the normal use of the SDIO?&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jun 2025 01:49:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2116495#M238226</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2025-06-16T01:49:39Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8M Mini DSE settings</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2121204#M238607</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/151788"&gt;@Zhiming_Liu&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;Thank you for the reply but as i said in my question:&lt;/P&gt;&lt;BLOCKQUOTE&gt;&lt;P&gt;&lt;SPAN&gt;The only thing I found in the datasheet is the current specification at 1.8V and 3.3V under the "GPIO DC parameters," but based on the listed values, I get a minimum value of 1.8V / 9.6mA = 187.5 ohms, which seems extremely high for SDIO signals operating in SDR104 mode (208 MHz)!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mpsotti_0-1750661952226.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/344141iD1493300690EB2A4/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mpsotti_0-1750661952226.png" alt="mpsotti_0-1750661952226.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;mpsotti_0-1750661952226.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Otherwise, I found on page 32 the resistance values for the DDR pads only. I would expect similar orders of magnitude for the SDIO peripheral pads.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mpsotti_1-1750661952222.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/344142iCFFAB6549968013C/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mpsotti_1-1750661952222.png" alt="mpsotti_1-1750661952222.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;mpsotti_1-1750661952222.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;STRONG&gt;From my experience that values are not the resistive impedance at the driver's pad of the processor.. They just seems like some test currents injected in the pads in order to get minimum voltage values (Voh).&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;I've always found&amp;nbsp;characteristic impedance values of pads varying drive strength in every NXP processor datasheet.. i don't know why for IMX8M Mini or Plus this important information as been completely omitted for General Purpose IO.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 23 Jun 2025 07:04:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2121204#M238607</guid>
      <dc:creator>mpsotti</dc:creator>
      <dc:date>2025-06-23T07:04:50Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8M Mini DSE settings</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2122654#M238704</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/195402"&gt;@mpsotti&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;1.&amp;nbsp;It was confirmed that NXP does not have a similar table for usdhc internally either. If the usdhc is strictly designed to have a single-ended impedance of 50 ohms, there should be no similar problem.&amp;nbsp;&lt;SPAN&gt;Please check if all uSDHC signals had been routed in the same length with 50Ohms impedance.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;2. Using DC parameters to estimate impedance of high speed signals is inaccurate.&lt;/P&gt;
&lt;P&gt;3. If you don't want to confirm the problem by debugging the hardware layout, you can do SI emulation.&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Zhiming&lt;/P&gt;</description>
      <pubDate>Wed, 25 Jun 2025 02:10:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Mini-DSE-settings/m-p/2122654#M238704</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2025-06-25T02:10:35Z</dc:date>
    </item>
  </channel>
</rss>

