<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: imx8mp-evk USB PHY initialization in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2108667#M237818</link>
    <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/203368"&gt;@Manuel_Salas&lt;/a&gt;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I can access&amp;nbsp;&lt;SPAN&gt;RX_OVRD_IN_HI register now.&amp;nbsp;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;According to initialization step 3, I can set&amp;nbsp;RX_OVRD_IN_HI.RX_EQ to 2~4 based on customer environment. I tried to set this to 2, 3, and 4 but I still have USB3 issue.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Do you know what value I need to set this?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 02 Jun 2025 13:30:54 GMT</pubDate>
    <dc:creator>chaehee</dc:creator>
    <dc:date>2025-06-02T13:30:54Z</dc:date>
    <item>
      <title>imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2099118#M237304</link>
      <description>&lt;P&gt;I am creating a USB driver on the Zephyr OS.&lt;/P&gt;&lt;P&gt;Currently USB2 (high speed) is working but USB3 (super speed) is not working. I think USB3 PHY is not working correctly. I found below in the IMX8MPRM document section&amp;nbsp;11.3.2.9 Fixed RX Equalization.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&lt;EM&gt;The PHY can be configured for fixed equalization by&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;programming relevant control registers in the USB 3.0 femtoPHY as follows.&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;1. Write 1'b0 to RX_OVRD_IN_HI.RX_EQ_EN [address 16'h1006: bit 6].&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;2. Write 1'b1 to RX_OVRD_IN_HI.RX_EQ_EN_OVRD [address 16'h1006: bit 7].&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;3. Write a fixed value to RX_OVRD_IN_HI.RX_EQ [address 16'h1006: bits 8–10]&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;[equalization setting] (generally 2–4, based on testing in customer environment).&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;4. Write 1'b1 to RX_OVRD_IN_HI.RX_EQ_OVRD [address 16'h1006: bit 11].&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;The RX_OVRD_IN_HI is a PHY internal register and accessed through the register in&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;the USB controller. See PHY Register Control (PHY_CRCTL) in the Universal Serial&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;Bus Controller (USB) chapter for details of how to update a USB PHY register. In the&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;above steps, the register RX_OVRD_IN_HI will be written four times. The software&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;must also read the RX_OVRD_IN_HI register first and keep other bits the same while&lt;/EM&gt;&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;&lt;EM&gt;updating specific bits.&lt;/EM&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I don't know how to access this register. Can you explain where I can find this information?&lt;/P&gt;&lt;P&gt;Do you have any sample code to access this register?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 16 May 2025 16:58:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2099118#M237304</guid>
      <dc:creator>chaehee</dc:creator>
      <dc:date>2025-05-16T16:58:54Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2100045#M237352</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/242506"&gt;@chaehee&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing very well.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Unfortunately, this support channel does not support&amp;nbsp;Zephyr OS directly.&lt;/P&gt;
&lt;P&gt;You can contact to our &lt;A href="https://www.nxp.com/support/support/nxp-engineering-services:SW-SUPPORT" target="_self"&gt;Professional Services&lt;/A&gt; to get more information.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Mon, 19 May 2025 17:58:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2100045#M237352</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2025-05-19T17:58:21Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2100076#M237355</link>
      <description>&lt;P&gt;Hi Salas,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Actually, my question is not related with Zephyr OS.&amp;nbsp;&lt;/P&gt;&lt;P&gt;My question is USB PHY initialization which mentioned in the IMX8MPRM documentation. How can I access the&amp;nbsp;RX_OVRD_IN_HI register which is a PHY internal register. I could not find more information of the&amp;nbsp;RX_OVRD_IN_HI register in the IMX8MPRM documentation.&lt;/P&gt;&lt;P&gt;Can you help how I can access this register?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 19 May 2025 19:14:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2100076#M237355</guid>
      <dc:creator>chaehee</dc:creator>
      <dc:date>2025-05-19T19:14:11Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2101942#M237470</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/242506"&gt;@chaehee&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You can check the memory map on the reference manual:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Manuel_Salas_0-1747858947224.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/339074iFB0E44F93B904510/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Manuel_Salas_0-1747858947224.png" alt="Manuel_Salas_0-1747858947224.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Manuel_Salas_1-1747858957123.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/339075i91D1C6AC8FFDAE8B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Manuel_Salas_1-1747858957123.png" alt="Manuel_Salas_1-1747858957123.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You can see for USB1 the address is&amp;nbsp;3810_0000 and offset to&amp;nbsp;RX_OVRD_IN_HI is 1006 as described in chapter&amp;nbsp;11.2.4 Initialization/application information:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Manuel_Salas_2-1747859087143.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/339077i34476CF89E4BDFCF/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Manuel_Salas_2-1747859087143.png" alt="Manuel_Salas_2-1747859087143.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;So,&lt;/P&gt;
&lt;P&gt;USB1: 0x38101006&lt;/P&gt;
&lt;P&gt;USB2: 0x38201006&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Wed, 21 May 2025 20:25:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2101942#M237470</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2025-05-21T20:25:45Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2102776#M237501</link>
      <description>&lt;P&gt;Hi Salas,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;When I read&amp;nbsp;&lt;SPAN&gt;RX_OVRD_IN_HI register at 0x38101006, value of register is always 0. Is it write access only register?&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;According to 11.2.5.1.1 DWC_usb3 memory map, there is no register at the offset 0x1006. Is it undocumented register?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="chaehee_0-1747921148254.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/339270iBCA01843AC712090/image-size/medium?v=v2&amp;amp;px=400" role="button" title="chaehee_0-1747921148254.png" alt="chaehee_0-1747921148254.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I also access offset 0x1006 of the USB GLUE register (address 0x381f1006) and value of register is always 0.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please confirm&amp;nbsp;&lt;SPAN&gt;RX_OVRD_IN_HI register address is correct.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 22 May 2025 13:44:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2102776#M237501</guid>
      <dc:creator>chaehee</dc:creator>
      <dc:date>2025-05-22T13:44:12Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2104575#M237618</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/242506"&gt;@chaehee&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing very well.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I double check, and there is not a specific memory map register for&amp;nbsp;RX_OVRD_IN_HI because it is a PHY register.&lt;/P&gt;
&lt;P&gt;From internal team, you can access to&amp;nbsp;RX_OVRD_IN_HI as below:&lt;/P&gt;
&lt;LI-CODE lang="markup"&gt;# echo 0x1006 &amp;gt; /sys/kernel/debug/phy/phy-382f0040.usb-phy.3/phy-382f0040.usb-phy.3/ctrl_reg_base
# echo 1 &amp;gt; /sys/kernel/debug/phy/phy-382f0040.usb-phy.3/phy-382f0040.usb-phy.3/ctrl_reg_count
# echo 0xB80 &amp;gt; /sys/kernel/debug/phy/phy-382f0040.usb-phy.3/phy-382f0040.usb-phy.3/ctrl_reg_value

# cat /sys/kernel/debug/phy/phy-382f0040.usb-phy.3/phy-382f0040.usb-phy.3/ctrl_reg_value
Control Register 0x1006 value is 0x b80&lt;/LI-CODE&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;This is from Linux.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Mon, 26 May 2025 17:45:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2104575#M237618</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2025-05-26T17:45:31Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2108667#M237818</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/203368"&gt;@Manuel_Salas&lt;/a&gt;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I can access&amp;nbsp;&lt;SPAN&gt;RX_OVRD_IN_HI register now.&amp;nbsp;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;According to initialization step 3, I can set&amp;nbsp;RX_OVRD_IN_HI.RX_EQ to 2~4 based on customer environment. I tried to set this to 2, 3, and 4 but I still have USB3 issue.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Do you know what value I need to set this?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 02 Jun 2025 13:30:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2108667#M237818</guid>
      <dc:creator>chaehee</dc:creator>
      <dc:date>2025-06-02T13:30:54Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mp-evk USB PHY initialization</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2116975#M238259</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/203368"&gt;@Manuel_Salas&lt;/a&gt;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Did you see my previous message?&lt;/P&gt;&lt;P&gt;Can I have the USB 3.0 femtoPHY register map and description? Actually, I contacted to Synopsys to get femtoPHY register map and description, but he said I need to get it from NXP because the IP is configurable.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jun 2025 13:17:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mp-evk-USB-PHY-initialization/m-p/2116975#M238259</guid>
      <dc:creator>chaehee</dc:creator>
      <dc:date>2025-06-16T13:17:13Z</dc:date>
    </item>
  </channel>
</rss>

