<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 i.mx6 IPU clocks for CSI streaming</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-IPU-clocks-for-CSI-streaming/m-p/252947#M23524</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have a specific question regarding IPU - After modifying some IPU driver code (a lot of things in the code are wrong - not according to the RM), I am able to successfully stream generic data from sensor to a file. However, the data is wrong, and it seems to me that this de-sync comes somewhere after MIPI-CSI2 receiver (since MIPI_ERR registers are clear - it is correctly configured).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;According to the following thread &lt;A href="https://community.nxp.com/message/328301"&gt;Some Experience When Enable MIPI Camera&lt;/A&gt;, there are some clock considerations to take care of:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;hsp_clk(IPU) &amp;gt; CCM_PIXEL_CLOCK/0.9 (CSI2IPU?) &amp;gt; (mipi_clk_lane frequency / (8bits*2))*data_lane_number&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The MIPI stuff is clear, but CCM_PIXEL_CLOCK is only mentioned once in the entire RM and I have no clue how is it set in SW. I don't see any references to it in the CCM chapter and clock tree. So the first question is:&lt;/P&gt;&lt;P&gt;1. How can I set / change CCM_PIXEL_CLOCK in kernel code?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also the part with HSP_CLK is not really clear - this should be the main high-speed IPU clock (mentioned in clock.c as IPU1_CLK). As my linux experience is a bit limited and clock.c seems really complex, I would really appreciate if someone who knows more about this topic explain me how to exactly set this clock's rate. So, official question is:&lt;/P&gt;&lt;P&gt;2. How do I set the HSP_CLK for IPU1 in kernel code? Is it set in clock.c or somewhere else?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance - all comments are welcome!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 03 Jul 2013 14:53:54 GMT</pubDate>
    <dc:creator>ivankozic</dc:creator>
    <dc:date>2013-07-03T14:53:54Z</dc:date>
    <item>
      <title>i.mx6 IPU clocks for CSI streaming</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-IPU-clocks-for-CSI-streaming/m-p/252947#M23524</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have a specific question regarding IPU - After modifying some IPU driver code (a lot of things in the code are wrong - not according to the RM), I am able to successfully stream generic data from sensor to a file. However, the data is wrong, and it seems to me that this de-sync comes somewhere after MIPI-CSI2 receiver (since MIPI_ERR registers are clear - it is correctly configured).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;According to the following thread &lt;A href="https://community.nxp.com/message/328301"&gt;Some Experience When Enable MIPI Camera&lt;/A&gt;, there are some clock considerations to take care of:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;hsp_clk(IPU) &amp;gt; CCM_PIXEL_CLOCK/0.9 (CSI2IPU?) &amp;gt; (mipi_clk_lane frequency / (8bits*2))*data_lane_number&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The MIPI stuff is clear, but CCM_PIXEL_CLOCK is only mentioned once in the entire RM and I have no clue how is it set in SW. I don't see any references to it in the CCM chapter and clock tree. So the first question is:&lt;/P&gt;&lt;P&gt;1. How can I set / change CCM_PIXEL_CLOCK in kernel code?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also the part with HSP_CLK is not really clear - this should be the main high-speed IPU clock (mentioned in clock.c as IPU1_CLK). As my linux experience is a bit limited and clock.c seems really complex, I would really appreciate if someone who knows more about this topic explain me how to exactly set this clock's rate. So, official question is:&lt;/P&gt;&lt;P&gt;2. How do I set the HSP_CLK for IPU1 in kernel code? Is it set in clock.c or somewhere else?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance - all comments are welcome!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 03 Jul 2013 14:53:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-IPU-clocks-for-CSI-streaming/m-p/252947#M23524</guid>
      <dc:creator>ivankozic</dc:creator>
      <dc:date>2013-07-03T14:53:54Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6 IPU clocks for CSI streaming</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-IPU-clocks-for-CSI-streaming/m-p/252948#M23525</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;1. MIPI pixel clock came from emi_clk.&lt;/P&gt;&lt;P&gt;2. Yes, select different HSP or divider to get the clock you need.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Aug 2013 03:25:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-IPU-clocks-for-CSI-streaming/m-p/252948#M23525</guid>
      <dc:creator>JayTu</dc:creator>
      <dc:date>2013-08-27T03:25:50Z</dc:date>
    </item>
  </channel>
</rss>

