<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Unable to boot imx8ulp with LPDDR4x(NE6F8FKAPAXAI)</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2059814#M234947</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;Seems like your timing is bootable under a limited amount of trials, could you confirm that you have your timings ok in your custom board? Please refer to chapter&amp;nbsp;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX8ULPDDRTOOLUG" target="_self"&gt;Step 6) Generate timing file&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;If it still fail could you attach your read/write eye diagrams?&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
    <pubDate>Tue, 11 Mar 2025 19:32:42 GMT</pubDate>
    <dc:creator>JosephAtNXP</dc:creator>
    <dc:date>2025-03-11T19:32:42Z</dc:date>
    <item>
      <title>Unable to boot imx8ulp with LPDDR4x(NE6F8FKAPAXAI)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2059572#M234930</link>
      <description>&lt;P&gt;I am using custom board having imx8ulp with LPDDR4X(NE6F8FKAPAXAI)&lt;BR /&gt;&lt;BR /&gt;For bring up purpose to configure RAM with MPU I downloaded RPA XLS and DDR Tool from below&lt;BR /&gt;&lt;A href="https://www.nxp.com/design/design-center/software/embedded-software/i-mx-software:IMX-SW?_gl=1*wpqua3*_ga*MTA5MTI0OTIyMy4xNzM1NjUzNzU0*_ga_WM5LE0KMSH*MTc0MTY5NzU0Mi43My4xLjE3NDE2OTgwMTIuMC4wLjA." target="_self"&gt;ddr-tool-imx8ulp&lt;/A&gt;&lt;BR /&gt;&lt;BR /&gt;First I generated ds file and load ds file directly to DDR tool and tried to calibrate but got error&lt;BR /&gt;ERROR: Check Data Bit Mapping,&lt;BR /&gt;&lt;BR /&gt;So, I was trying some ways and once I changed cell "C12" below, earlier it was "3" i made it "1" instead(only single change in whole xls and worked)&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot from 2025-03-11 18-35-25.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/327518i475890CCCC575032/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot from 2025-03-11 18-35-25.png" alt="Screenshot from 2025-03-11 18-35-25.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;Screenshot from 2025-03-11 18-35-25.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;After that I was able to calibrate it successfully and generated lpddr timing file updated in u-boot and generated u-boot.bin and u-boot-spl.bin made image and flashed.&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Now issue I am getting is with above changes, while flashing and booting I required take multiple trials for both(flash&amp;amp;boot) and if I check A core logs,&lt;BR /&gt;&lt;BR /&gt;In the trials which are not successful getting below logs and stuck after below logs everytime&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;U-Boot SPL 2022.04-dirty (Jan 08 2025 - 12:15:06 +0530)                                                               
Normal Boot                                                                                                           
ELE firmware version 1.0.0-344acb84                                                                                   
upower_apd_inst_isr: entry
upower_init: soc_id=48
upower_init: version:11.11.13
upower_init: start uPower RAM service
user_upwr_rdy_callb: soc=b
user_upwr_rdy_callb: RAM version:12.17
Turning on switches...
Turn on switches ok
Turning on memories...
Turn on memories ok
Clearing DDR retention...
Clear DDR retention ok
SEC0:  RNG instantiated
Trying to boot from BOOTROM
Boot Stage: Primary boot
image offset 0x0, pagesize 0x200, ivt offset 0x0
Load image from 0x67000 by ROM_API
NOTICE:  BL31: v2.8(release):lf-6.6.3-1.0.0-0-g8dbe28631
NOTICE:  BL31: Built : 17:57:56, Jan 22 2024
NOTICE:  upower_init: start uPower RAM service
NOTICE:  user_upwr_rdy_callb: soc=b
NOTICE:  user_upwr_rdy_callb: RAM version:12.17&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;BR /&gt;On the successful trial I am getting below logs&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;U-Boot SPL 2022.04-dirty (Jan 08 2025 - 12:15:06 +0530)
Normal Boot
ELE firmware version 1.0.0-344acb84
upower_apd_inst_isr: entry
upower_init: soc_id=48
upower_init: version:11.11.13
upower_init: start uPower RAM service
user_upwr_rdy_callb: soc=b
user_upwr_rdy_callb: RAM version:12.17
Turning on switches...
Turn on switches ok
Turning on memories...
Turn on memories ok
Clearing DDR retention...
Clear DDR retention ok
SEC0:  RNG instantiated
Trying to boot from BOOTROM
Boot Stage: USB boot
Find img info 0x&amp;amp;88000000, size 288
Download 943104, Total size 944128
NOTICE:  BL31: v2.8(release):lf-6.6.3-1.0.0-0-g8dbe28631
NOTICE:  BL31: Built : 17:57:56, Jan 22 2024
NOTICE:  upower_init: start uPower RAM service
NOTICE:  user_upwr_rdy_callb: soc=b
NOTICE:  user_upwr_rdy_callb: RAM version:12.17


U-Boot 2022.04-dirty (Jan 08 2025 - 12:15:06 +0530)

M33 Sync: OK
CPU:   i.MX8ULP rev1.2 at 960 MHz
CPU current temperature: 35
Reset cause: POR
Boot mode: Single boot
Model: NXP i.MX8ULP 9X9 EVK
DRAM:  2 GiB
Core:  47 devices, 24 uclasses, devicetree: separate
MMC:   FSL_SDHC: 0
Loading Environment from nowhere... OK
[*]-Video Link 0 (720 x 1280)
        [0] display-controller@2e050000, video
        [1] dsi@2db00000, video_bridge
        [2] panel@0, panel
In:    serial
Out:   serial
Err:   serial
SEC0:  RNG instantiated
switch to partitions #0, OK
mmc0(part 0) is current device
UID 0x3baf2bda,0xb74e39fc,0xc40c9992,0xb364aa92
Detect USB boot. Will enter fastboot mode!
Net:   Fastboot: Normal
Boot from USB for mfgtools
*** Warning - Use default environment for                                mfgtools
, using default environment

Run bootcmd_mfg: run mfgtool_args;if iminfo ${initrd_addr}; then if test ${tee} = yes; then bootm ${tee_addr} ${initrd_addr} ${fdt_addr}; else booti ${loadaddr} ${initrd_addr} ${fdt_addr}; fi; else echo ;
Hit any key to stop autoboot:  0 

## Checking Image at 83800000 ...
Unknown image format!
Run fastboot ...
auto usb 0
UID 0x3baf2bda,0xb74e39fc,0xc40c9992,0xb364aa92
Detect USB boot. Will enter fastboot mode!
flash target is MMC:0
Detect USB boot. Will enter fastboot mode!
switch to partitions #0, OK
mmc0(part 0) is current device
Detect USB boot. Will enter fastboot mode!&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;BR /&gt;So, For successful power up it requires almost 7-10 power cycles, As per my logs and DDR xls change what can be reason for above issue??&lt;BR /&gt;&lt;BR /&gt;&lt;LI-PRODUCT title="BP-IMX8PULP-POC" id="BP-IMX8PULP-POC"&gt;&lt;/LI-PRODUCT&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 11 Mar 2025 13:23:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2059572#M234930</guid>
      <dc:creator>dhruvinrajpura</dc:creator>
      <dc:date>2025-03-11T13:23:47Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to boot imx8ulp with LPDDR4x(NE6F8FKAPAXAI)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2059814#M234947</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;Seems like your timing is bootable under a limited amount of trials, could you confirm that you have your timings ok in your custom board? Please refer to chapter&amp;nbsp;&lt;A href="https://www.nxp.com/webapp/Download?colCode=IMX8ULPDDRTOOLUG" target="_self"&gt;Step 6) Generate timing file&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;If it still fail could you attach your read/write eye diagrams?&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Tue, 11 Mar 2025 19:32:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2059814#M234947</guid>
      <dc:creator>JosephAtNXP</dc:creator>
      <dc:date>2025-03-11T19:32:42Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to boot imx8ulp with LPDDR4x(NE6F8FKAPAXAI)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2060924#M235031</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/206442"&gt;@JosephAtNXP&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;I followed step6 generated timing file, added that timing file in custom u-boot and generated u-boot.bin and u-boot-spl.bin and generated flash.bin from that only,&lt;BR /&gt;&lt;BR /&gt;Here I am attaching read/write eye diagram test images.&lt;/P&gt;</description>
      <pubDate>Thu, 13 Mar 2025 05:25:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2060924#M235031</guid>
      <dc:creator>dhruvinrajpura</dc:creator>
      <dc:date>2025-03-13T05:25:17Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to boot imx8ulp with LPDDR4x(NE6F8FKAPAXAI)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2061554#M235070</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;You should use that timing in a new U-boot and try again to boot the board,&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;</description>
      <pubDate>Thu, 13 Mar 2025 19:59:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2061554#M235070</guid>
      <dc:creator>JosephAtNXP</dc:creator>
      <dc:date>2025-03-13T19:59:56Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to boot imx8ulp with LPDDR4x(NE6F8FKAPAXAI)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2062943#M235158</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/206442"&gt;@JosephAtNXP&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;Currently I am using that timing file only and u-boot and getting issue that I explained.&lt;/P&gt;</description>
      <pubDate>Mon, 17 Mar 2025 09:41:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Unable-to-boot-imx8ulp-with-LPDDR4x-NE6F8FKAPAXAI/m-p/2062943#M235158</guid>
      <dc:creator>dhruvinrajpura</dc:creator>
      <dc:date>2025-03-17T09:41:26Z</dc:date>
    </item>
  </channel>
</rss>

