<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX8MN Power-On Sequence issue</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MN-Power-On-Sequence-issue/m-p/2028839#M233039</link>
    <description>&lt;P&gt;I am help confirm it, when I finshed it I will share to you as soon as possible.&lt;/P&gt;</description>
    <pubDate>Thu, 16 Jan 2025 08:23:14 GMT</pubDate>
    <dc:creator>Rita_Wang</dc:creator>
    <dc:date>2025-01-16T08:23:14Z</dc:date>
    <item>
      <title>iMX8MN Power-On Sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MN-Power-On-Sequence-issue/m-p/2023589#M232749</link>
      <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;Regarding the iMX8MN specifications, only typical and maximum values are provided, but there is no minimum value given.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="justin_hsieh_3-1736301936490.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/318464i21FD5B65A313B0A1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="justin_hsieh_3-1736301936490.png" alt="justin_hsieh_3-1736301936490.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;justin_hsieh_3-1736301936490.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="justin_hsieh_2-1736301882596.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/318463iE939C5DF5160F76B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="justin_hsieh_2-1736301882596.png" alt="justin_hsieh_2-1736301882596.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;justin_hsieh_2-1736301882596.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Our PA team believes that a minimum value should be a positive number even if not specified in the specifications.&lt;/P&gt;&lt;P&gt;The measurement result in our device is -9.54ms, and we have verified the timing on the iMX8MNANOD3L EVK, obtaining a similar value.&lt;/P&gt;&lt;P&gt;Can we bypass this issue?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Our device&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="justin_hsieh_1-1736301839692.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/318462iF9B6AF7F715CB9C0/image-size/medium?v=v2&amp;amp;px=400" role="button" title="justin_hsieh_1-1736301839692.png" alt="justin_hsieh_1-1736301839692.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;justin_hsieh_1-1736301839692.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;iMX8MNANOD3L EVK&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="justin_hsieh_0-1736301800254.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/318461i20ADF28FA0EDBE9D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="justin_hsieh_0-1736301800254.png" alt="justin_hsieh_0-1736301800254.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;justin_hsieh_0-1736301800254.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Please advise.&lt;/P&gt;</description>
      <pubDate>Wed, 08 Jan 2025 02:07:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MN-Power-On-Sequence-issue/m-p/2023589#M232749</guid>
      <dc:creator>justin_hsieh</dc:creator>
      <dc:date>2025-01-08T02:07:51Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MN Power-On Sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MN-Power-On-Sequence-issue/m-p/2028839#M233039</link>
      <description>&lt;P&gt;I am help confirm it, when I finshed it I will share to you as soon as possible.&lt;/P&gt;</description>
      <pubDate>Thu, 16 Jan 2025 08:23:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MN-Power-On-Sequence-issue/m-p/2028839#M233039</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2025-01-16T08:23:14Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MN Power-On Sequence issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MN-Power-On-Sequence-issue/m-p/2030227#M233107</link>
      <description>&lt;P&gt;&lt;SPAN&gt;The minimum value for T3 is not defined means 32K_RTC_XTALI can be earlier than RTC_RESET_B. The test result is just fine.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 20 Jan 2025 02:46:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MN-Power-On-Sequence-issue/m-p/2030227#M233107</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2025-01-20T02:46:32Z</dc:date>
    </item>
  </channel>
</rss>

