<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic 回复： i.MX91 GPIO in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX91-GPIO/m-p/2022166#M232628</link>
    <description>&lt;P&gt;There should be many example shows you how to configure a pin function in dts file, for example:&lt;/P&gt;&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/569b33a1d0192fd51144ea6a79345b658aaec329/arch/arm64/boot/dts/freescale/imx91p-11x11-evk.dts#L674" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/569b33a1d0192fd51144ea6a79345b658aaec329/arch/arm64/boot/dts/freescale/imx91p-11x11-evk.dts#L674&lt;/A&gt;&lt;/P&gt;&lt;P&gt;MX93_PAD_CCM_CLKO2__GPIO3_IO27 0x31e&lt;/P&gt;&lt;P&gt;the definition of&amp;nbsp;MX93_PAD_CCM_CLKO2__GPIO3_IO27 is&amp;nbsp;#define MX93_PAD_CCM_CLKO2__GPIO3_IO27 0x008C 0x023C 0x0000 0x5 0x0&lt;/P&gt;&lt;P&gt;from the comment in arch/arm64/boot/dts/freescale/imx93-pinfunc.h we can see:&amp;nbsp;The pin function ID is a tuple of&lt;BR /&gt;*&amp;lt;mux_reg conf_reg input_reg mux_mode input_val&amp;gt;&lt;BR /&gt;that is to say when you want to configure a pin's function you can just choose the predefintion in this file, the second part &lt;SPAN&gt;0x31e&amp;nbsp;&lt;/SPAN&gt;in dts means minor tuning config for a special pin.&lt;BR /&gt;you can also refers to the pinctrl driver in&amp;nbsp;drivers/pinctrl/freescale/pinctrl-imx93.c to see more details.&lt;/P&gt;</description>
    <pubDate>Mon, 06 Jan 2025 01:29:07 GMT</pubDate>
    <dc:creator>Nobita</dc:creator>
    <dc:date>2025-01-06T01:29:07Z</dc:date>
    <item>
      <title>i.MX91 GPIO</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX91-GPIO/m-p/2022063#M232614</link>
      <description>&lt;P&gt;Dear Experts,&lt;/P&gt;&lt;P&gt;I referred to the i.MX 91 Applications Processor Reference Manual, Rev. 2, dated 2024-11-07. Could you please provide clarity regarding the GPIO mux functionality for &lt;STRONG&gt;I2C2_SDA&lt;/STRONG&gt;&amp;nbsp;&amp;amp;&amp;nbsp;&lt;STRONG&gt;I2C2_SCL&lt;/STRONG&gt;?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;STRONG&gt;I2C2_SDA&lt;/STRONG&gt;:&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot 2025-01-04 122810.png" style="width: 722px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/318092iB23B343A73721974/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot 2025-01-04 122810.png" alt="Screenshot 2025-01-04 122810.png" /&gt;&lt;/span&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;I2C2_SCL:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot 2025-01-04 122831.png" style="width: 735px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/318093iAA4A401E68CF83BA/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot 2025-01-04 122831.png" alt="Screenshot 2025-01-04 122831.png" /&gt;&lt;/span&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;As of now mentioned same GPIO mux in the manual.&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Thanks &amp;amp; Regards&lt;BR /&gt;Ravikumar&lt;/P&gt;</description>
      <pubDate>Sat, 04 Jan 2025 07:07:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX91-GPIO/m-p/2022063#M232614</guid>
      <dc:creator>Embedded-world</dc:creator>
      <dc:date>2025-01-04T07:07:32Z</dc:date>
    </item>
    <item>
      <title>回复： i.MX91 GPIO</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX91-GPIO/m-p/2022166#M232628</link>
      <description>&lt;P&gt;There should be many example shows you how to configure a pin function in dts file, for example:&lt;/P&gt;&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/569b33a1d0192fd51144ea6a79345b658aaec329/arch/arm64/boot/dts/freescale/imx91p-11x11-evk.dts#L674" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/569b33a1d0192fd51144ea6a79345b658aaec329/arch/arm64/boot/dts/freescale/imx91p-11x11-evk.dts#L674&lt;/A&gt;&lt;/P&gt;&lt;P&gt;MX93_PAD_CCM_CLKO2__GPIO3_IO27 0x31e&lt;/P&gt;&lt;P&gt;the definition of&amp;nbsp;MX93_PAD_CCM_CLKO2__GPIO3_IO27 is&amp;nbsp;#define MX93_PAD_CCM_CLKO2__GPIO3_IO27 0x008C 0x023C 0x0000 0x5 0x0&lt;/P&gt;&lt;P&gt;from the comment in arch/arm64/boot/dts/freescale/imx93-pinfunc.h we can see:&amp;nbsp;The pin function ID is a tuple of&lt;BR /&gt;*&amp;lt;mux_reg conf_reg input_reg mux_mode input_val&amp;gt;&lt;BR /&gt;that is to say when you want to configure a pin's function you can just choose the predefintion in this file, the second part &lt;SPAN&gt;0x31e&amp;nbsp;&lt;/SPAN&gt;in dts means minor tuning config for a special pin.&lt;BR /&gt;you can also refers to the pinctrl driver in&amp;nbsp;drivers/pinctrl/freescale/pinctrl-imx93.c to see more details.&lt;/P&gt;</description>
      <pubDate>Mon, 06 Jan 2025 01:29:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX91-GPIO/m-p/2022166#M232628</guid>
      <dc:creator>Nobita</dc:creator>
      <dc:date>2025-01-06T01:29:07Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX91 GPIO</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX91-GPIO/m-p/2022887#M232690</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/229613"&gt;@Embedded-world&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You can get the IOMUX function from below link:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.6.y/arch/arm64/boot/dts/freescale/imx91-pinfunc.h" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.6.y/arch/arm64/boot/dts/freescale/imx91-pinfunc.h&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Each&amp;nbsp;integers&amp;nbsp;&lt;SPAN&gt;description as following:&lt;/SPAN&gt;&lt;/P&gt;
&lt;DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; - &lt;/SPAN&gt;&lt;SPAN&gt;description&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;|&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; "mux_reg" indicates the offset of mux register.&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; - &lt;/SPAN&gt;&lt;SPAN&gt;description&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;|&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; "conf_reg" indicates the offset of pad configuration register.&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; - &lt;/SPAN&gt;&lt;SPAN&gt;description&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;|&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; "input_reg" indicates the offset of select input register.&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; - &lt;/SPAN&gt;&lt;SPAN&gt;description&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;|&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; "mux_val" indicates the mux value to be applied.&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; - &lt;/SPAN&gt;&lt;SPAN&gt;description&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;|&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; "input_val" indicates the select input value to be applied.&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;B.R&lt;/DIV&gt;
&lt;/DIV&gt;</description>
      <pubDate>Tue, 07 Jan 2025 02:33:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX91-GPIO/m-p/2022887#M232690</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2025-01-07T02:33:52Z</dc:date>
    </item>
  </channel>
</rss>

