<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: how to link Dc's event &amp;quot;DC_EVT_NEW_DATA&amp;quot; with a routine. in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251328#M23004</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For sync mode display, the DC only need do one thing, output data to display data lines. The DI counter 5 is the active data event, it was used to output the display data, this counter had skipped the blank data with its "offset value".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For Q1, all DC events need output display data, NL, EOL and NEW_DATA events do the same thing.&lt;/P&gt;&lt;P&gt;For Q2, in fact, the gluelogic data can also be same, it has no use in this case. As I mentioned, these three events just do the same thing, output data to DI.&lt;/P&gt;&lt;P&gt;For Q3, yes, without stop bit, after finished addr 3 code, addr 4 code will run. For WRG, the 24 bits data should be filled in OPERAND field, so for EOL event, after output display data, 0 will be output to data bus as blank data with WRG command.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 10 Feb 2014 05:45:01 GMT</pubDate>
    <dc:creator>qiang_li-mpu_se</dc:creator>
    <dc:date>2014-02-10T05:45:01Z</dc:date>
    <item>
      <title>how to link Dc's event "DC_EVT_NEW_DATA" with a routine.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251325#M23001</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Since dc execute a routine when event comes.&lt;/P&gt;&lt;P&gt;we should link a event with a routine addr,by using:&lt;/P&gt;&lt;P&gt;_ipu_dc_link_event(...);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The driver link the DC_EVT_NEW_DATA with DC's routine at addr 1 or 12.&lt;/P&gt;&lt;P&gt;_ipu_dc_link_event(ipu, dc_chan, DC_EVT_NEW_DATA, 1, 1);&lt;/P&gt;&lt;P&gt;_ipu_dc_link_event(ipu, dc_chan, DC_EVT_NEW_DATA, 12, 1);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;On the other side, The driver should init the DC's routine by using:&lt;/P&gt;&lt;P&gt;_ipu_dc_write_tmpl(...).&lt;/P&gt;&lt;P&gt;I found&amp;nbsp; the diver initialize the&amp;nbsp; DC's routine at addr 0,2-11,&lt;/P&gt;&lt;P&gt;However, nothing found in the addr 1&amp;amp;12.&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;so, why?&lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And, When does the DC_EVT_NEW_DATA be triggered? by DI? How?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;the IPU part of RM is so unclear!&lt;/P&gt;&lt;P&gt;please&amp;nbsp; make the IPU clear?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;By the way :&lt;/P&gt;&lt;P&gt;the DC will execute the template word like cpu run codes, until DC meet a&amp;nbsp; template word with the stop bit enabled?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 23 Jan 2014 08:59:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251325#M23001</guid>
      <dc:creator>senixsenix</dc:creator>
      <dc:date>2014-01-23T08:59:52Z</dc:date>
    </item>
    <item>
      <title>Re: how to link Dc's event "DC_EVT_NEW_DATA" with a routine.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251326#M23002</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The DC events were triggered by DI counter, but they have priority, in currrent BSP setting, when multi DC events happens, only the highest priority one will be processed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The DC event was set in _ipu_dc_init(),&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; _ipu_dc_link_event(ipu, dc_chan, DC_EVT_NL, 2, 3);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; _ipu_dc_link_event(ipu, dc_chan, DC_EVT_EOL, 3, 2);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; _ipu_dc_link_event(ipu, dc_chan, DC_EVT_NEW_DATA, 1, 1);&lt;/P&gt;&lt;P&gt;With the above code, we can know, 3 DC event had been enabled, New Line, End of Line and New Pixel Data.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Then in ipu_init_sync_panel()&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; _ipu_dc_write_tmpl(ipu, 2, WROD(0), 0, map, SYNC_WAVE, 8, 5, 1);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; _ipu_dc_write_tmpl(ipu, 3, WROD(0), 0, map, SYNC_WAVE, 4, 5, 0);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; _ipu_dc_write_tmpl(ipu, 4, WRG, 0, map, NULL_WAVE, 0, 0, 1);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; _ipu_dc_write_tmpl(ipu, 1, WROD(0), 0, map, SYNC_WAVE, 0, 5, 1);&lt;/P&gt;&lt;P&gt;We can see events (1 NEW_DATA 2 NL, 3 EOL are triggered by DI counter 5, the active line data counter.)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Maybe you can reference to this link: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-98109"&gt;https://community.freescale.com/docs/DOC-98109&lt;/A&gt;&lt;/P&gt;&lt;P&gt;I have some non OS IPU code in uboot file "ipu.c", it can help to you understand the IPU DC and DI code. I had used many Macro to make the depends on DC and DI clearly.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Jan 2014 11:16:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251326#M23002</guid>
      <dc:creator>qiang_li-mpu_se</dc:creator>
      <dc:date>2014-01-24T11:16:51Z</dc:date>
    </item>
    <item>
      <title>Re: how to link Dc's event "DC_EVT_NEW_DATA" with a routine.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251327#M23003</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Li Qiang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Firstly,happy Chinese new year! &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks for your brilliant answers.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As for the DC micro-enginee, I still &lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;have some questions:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. As different signals (DC_EVT_NL, DC_EVT_EOL,DC_EVT_NEW_DATA) , why they sync to the same Di counter 5？&lt;/P&gt;&lt;P&gt;Does A Di counter be programed to specific event?&amp;nbsp; A line of&amp;nbsp; EVT_NEW_DATA correspond a NL and EOL.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2 When DC_EVT_NEW_DATA happens , Dc'll write data to DI.&lt;/P&gt;&lt;P&gt;But It seem DC still write data to DI when DC_EVT_NL, DC_EVT_EOL happens, The micro-codes are almost the same with DC_EVT_NEW_DATA,except the gluelogic bits.&lt;/P&gt;&lt;P&gt;what's the difference between these micro-codes?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3 As for the micro-code at addr 3, it hasn't stop bit, does it means,the micro-enginee continue to exe micro-code at addr 4?&lt;/P&gt;&lt;P&gt;the WRG will write 24-bit data to DI, but where does the 24-bit data come from?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 07 Feb 2014 08:11:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251327#M23003</guid>
      <dc:creator>senixsenix</dc:creator>
      <dc:date>2014-02-07T08:11:56Z</dc:date>
    </item>
    <item>
      <title>Re: how to link Dc's event "DC_EVT_NEW_DATA" with a routine.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251328#M23004</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For sync mode display, the DC only need do one thing, output data to display data lines. The DI counter 5 is the active data event, it was used to output the display data, this counter had skipped the blank data with its "offset value".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For Q1, all DC events need output display data, NL, EOL and NEW_DATA events do the same thing.&lt;/P&gt;&lt;P&gt;For Q2, in fact, the gluelogic data can also be same, it has no use in this case. As I mentioned, these three events just do the same thing, output data to DI.&lt;/P&gt;&lt;P&gt;For Q3, yes, without stop bit, after finished addr 3 code, addr 4 code will run. For WRG, the 24 bits data should be filled in OPERAND field, so for EOL event, after output display data, 0 will be output to data bus as blank data with WRG command.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Feb 2014 05:45:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/how-to-link-Dc-s-event-quot-DC-EVT-NEW-DATA-quot-with-a-routine/m-p/251328#M23004</guid>
      <dc:creator>qiang_li-mpu_se</dc:creator>
      <dc:date>2014-02-10T05:45:01Z</dc:date>
    </item>
  </channel>
</rss>

