<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.mx6 Power Sequence</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-Power-Sequence/m-p/251277#M22963</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Tollerhecht,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As long as VDD_SNVS_IN is powered before any other power supply, there are no other restrictions besides the ones listed in section 4.2.1 of the datasheet (case in which VDDARM_IN and VDDSOC in are supplied separately).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards.&lt;/P&gt;&lt;P&gt;Jorge.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 04 Apr 2013 21:55:20 GMT</pubDate>
    <dc:creator>JorgeRama_rezRi</dc:creator>
    <dc:date>2013-04-04T21:55:20Z</dc:date>
    <item>
      <title>i.mx6 Power Sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-Power-Sequence/m-p/251276#M22962</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="margin-bottom: 0cm;"&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial,sans-serif;"&gt;In my cur&lt;SPAN style="font-size: 10pt;"&gt;rent &lt;/SPAN&gt;project I want to use two parallel camera ports (CSI), powered with 1.8V on NVCC_CSI and NVCC_EIMx ports. The 1.8V supply and the camera ports come from a camera subsystem. &lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial,sans-serif;"&gt;When the i.mx6 processor is switched off, the camera system keeps the 1.8V supply and I/Os alive. &lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial,sans-serif;"&gt;This means that NVCC_CSI and NVCC_EIMx are still powered with 1.8V, while other i.mx6 power is turned off (except VDD_SNVS_IN). &lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial,sans-serif;"&gt;I didn't find anything in the datasheet, which is against this purpose. Anyway, I'm not shure if this is allowed.&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin-bottom: 0cm;"&gt;&lt;/P&gt;&lt;P style="margin-bottom: 0cm;"&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial,sans-serif;"&gt;Has anyone experiance with that ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin-bottom: 0cm;"&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial,sans-serif;"&gt;Are the NVCC supplies completely independend ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin-bottom: 0cm;"&gt;&lt;/P&gt;&lt;P style="margin-bottom: 0cm;"&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial,sans-serif;"&gt;Thanks and best regards&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 Apr 2013 12:58:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-Power-Sequence/m-p/251276#M22962</guid>
      <dc:creator>tollerhecht</dc:creator>
      <dc:date>2013-04-04T12:58:10Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6 Power Sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6-Power-Sequence/m-p/251277#M22963</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Tollerhecht,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As long as VDD_SNVS_IN is powered before any other power supply, there are no other restrictions besides the ones listed in section 4.2.1 of the datasheet (case in which VDDARM_IN and VDDSOC in are supplied separately).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards.&lt;/P&gt;&lt;P&gt;Jorge.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 Apr 2013 21:55:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6-Power-Sequence/m-p/251277#M22963</guid>
      <dc:creator>JorgeRama_rezRi</dc:creator>
      <dc:date>2013-04-04T21:55:20Z</dc:date>
    </item>
  </channel>
</rss>

