<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックiMX93 read ADC</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX93-read-ADC/m-p/1948174#M228090</link>
    <description>&lt;P&gt;Try to read the ADC of the iMK93, using the M33 core, the first ADC. But I do not get a value&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Pin-mux:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;in the fsl_iomuxc.h I do not find a #define IOMUX so I assume this is a not muxed pin. and did not do anything here. Maybe this is my mistake&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Initialization:&lt;/STRONG&gt;&lt;/P&gt;&lt;PRE&gt; ADC1-&amp;gt;MCR = &lt;BR /&gt;SAR_ADC_MCR_OWREN(1) //overwrite values&lt;BR /&gt;| SAR_ADC_MCR_MODE(1) //Scan continuous&lt;BR /&gt;| SAR_ADC_MCR_NSTART(1) //start scanning&lt;BR /&gt;;&lt;/PRE&gt;&lt;P&gt;I init as above. This is basically a value 0xA1000000. Interestingly, the bit NSTART resets itself after writing, even according to the CPU manual should stay set when in Scan mode&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;cyclical (all 5msec or so):&lt;/STRONG&gt;&lt;/P&gt;&lt;PRE&gt;uint32_t steps = SAR_ADC_PCDR_CDATA(ADC1-&amp;gt;PCDR[0]); //AD 0&lt;/PRE&gt;&lt;P&gt;the value "steps" is always zero&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;summary:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;does not run. This may be a wakeup at init needed or the pins are muxed but it is somehow hidden or I messed up the registers,. Did not find an example in the SDK. Does anyone has a quick help or a link to an example?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 05 Sep 2024 10:40:22 GMT</pubDate>
    <dc:creator>Vitus</dc:creator>
    <dc:date>2024-09-05T10:40:22Z</dc:date>
    <item>
      <title>iMX93 read ADC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX93-read-ADC/m-p/1948174#M228090</link>
      <description>&lt;P&gt;Try to read the ADC of the iMK93, using the M33 core, the first ADC. But I do not get a value&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Pin-mux:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;in the fsl_iomuxc.h I do not find a #define IOMUX so I assume this is a not muxed pin. and did not do anything here. Maybe this is my mistake&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Initialization:&lt;/STRONG&gt;&lt;/P&gt;&lt;PRE&gt; ADC1-&amp;gt;MCR = &lt;BR /&gt;SAR_ADC_MCR_OWREN(1) //overwrite values&lt;BR /&gt;| SAR_ADC_MCR_MODE(1) //Scan continuous&lt;BR /&gt;| SAR_ADC_MCR_NSTART(1) //start scanning&lt;BR /&gt;;&lt;/PRE&gt;&lt;P&gt;I init as above. This is basically a value 0xA1000000. Interestingly, the bit NSTART resets itself after writing, even according to the CPU manual should stay set when in Scan mode&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;cyclical (all 5msec or so):&lt;/STRONG&gt;&lt;/P&gt;&lt;PRE&gt;uint32_t steps = SAR_ADC_PCDR_CDATA(ADC1-&amp;gt;PCDR[0]); //AD 0&lt;/PRE&gt;&lt;P&gt;the value "steps" is always zero&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;summary:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;does not run. This may be a wakeup at init needed or the pins are muxed but it is somehow hidden or I messed up the registers,. Did not find an example in the SDK. Does anyone has a quick help or a link to an example?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 05 Sep 2024 10:40:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX93-read-ADC/m-p/1948174#M228090</guid>
      <dc:creator>Vitus</dc:creator>
      <dc:date>2024-09-05T10:40:22Z</dc:date>
    </item>
    <item>
      <title>Re: iMX93 read ADC</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX93-read-ADC/m-p/1948412#M228106</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228298"&gt;@Vitus&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing very well.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Answering your question, the ADC pads are not multiplexed with others, those are dedicated ADC pins.&lt;/P&gt;
&lt;P&gt;Unfortunately we have not an ADC example from Cortex M33 yet, but you can find information in the API reference guide included on the SDK. You can find it under&amp;nbsp;SDK_2_16_000_MCIMX93-EVK/docs.&lt;/P&gt;
&lt;P&gt;Also, you can refer to the&amp;nbsp;&lt;SPAN&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.6.y/drivers/iio/adc/imx93_adc.c" target="_self"&gt;imx93_adc.c&lt;/A&gt; linux driver to take as reference.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Salas.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 05 Sep 2024 16:08:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX93-read-ADC/m-p/1948412#M228106</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2024-09-05T16:08:12Z</dc:date>
    </item>
  </channel>
</rss>

