<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Does imx93 support WDQS?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Does-imx93-support-WDQS/m-p/1901551#M225967</link>
    <description>&lt;P&gt;HI,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/75115"&gt;@takayuki_ishii&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;i.MX93 support WDQS feature.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;B.R&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 08 Jul 2024 02:05:48 GMT</pubDate>
    <dc:creator>pengyong_zhang</dc:creator>
    <dc:date>2024-07-08T02:05:48Z</dc:date>
    <item>
      <title>Does imx93 support WDQS?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Does-imx93-support-WDQS/m-p/1899916#M225911</link>
      <description>&lt;P&gt;Hello community,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have one question about i.MX93 DDR PHY function.&lt;/P&gt;&lt;P&gt;Does i.MX93 support WDQS?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In following thread, it say that i.MX8M Plus support WDQS&amp;nbsp;&lt;SPAN&gt;when&amp;nbsp;WDQSEXTENSION is enabled.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Is-IMX8M-Plus-using-WDQS/m-p/1877743" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Is-IMX8M-Plus-using-WDQS/m-p/1877743&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;But, it have no WDQSEXTENSION bit in i.MX93.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Does it have another method to "write and masked write operation DQS control"?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Ishii.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 05 Jul 2024 04:41:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Does-imx93-support-WDQS/m-p/1899916#M225911</guid>
      <dc:creator>takayuki_ishii</dc:creator>
      <dc:date>2024-07-05T04:41:43Z</dc:date>
    </item>
    <item>
      <title>Re: Does imx93 support WDQS?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Does-imx93-support-WDQS/m-p/1901551#M225967</link>
      <description>&lt;P&gt;HI,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/75115"&gt;@takayuki_ishii&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;i.MX93 support WDQS feature.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;B.R&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jul 2024 02:05:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Does-imx93-support-WDQS/m-p/1901551#M225967</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-07-08T02:05:48Z</dc:date>
    </item>
    <item>
      <title>Re: Does imx93 support WDQS?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Does-imx93-support-WDQS/m-p/1954251#M228429</link>
      <description>&lt;P&gt;We don't document the registers of the DDRC PHY, but for this specific feature (in fact this is a requirement of JESD209-4B) you find at least an indication that it is enabled:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="bernhardfink_0-1726227597651.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/299053iDD5D6B3604E26F91/image-size/large?v=v2&amp;amp;px=999" role="button" title="bernhardfink_0-1726227597651.png" alt="bernhardfink_0-1726227597651.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;bernhardfink_0-1726227597651.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;In the lpddr4x_timing.c file you can't identify this bit without having a detailed description of the registers, but as Pengyong wrote, it is enabled by default.&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Bernhard.&lt;/P&gt;</description>
      <pubDate>Fri, 13 Sep 2024 11:46:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Does-imx93-support-WDQS/m-p/1954251#M228429</guid>
      <dc:creator>bernhardfink</dc:creator>
      <dc:date>2024-09-13T11:46:26Z</dc:date>
    </item>
  </channel>
</rss>

