<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LX2160XE72232B DDR controller can support how much memory density in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/LX2160XE72232B-DDR-controller-can-support-how-much-memory/m-p/1896732#M225669</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;The suppo&lt;EM&gt;rted &lt;/EM&gt;&lt;SPAN&gt;&lt;EM&gt;Density is 512 Mbit (64 MB&lt;/EM&gt;)&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Regards&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 01 Jul 2024 14:59:08 GMT</pubDate>
    <dc:creator>Bio_TICFSL</dc:creator>
    <dc:date>2024-07-01T14:59:08Z</dc:date>
    <item>
      <title>LX2160XE72232B DDR controller can support how much memory density</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LX2160XE72232B-DDR-controller-can-support-how-much-memory/m-p/1895946#M225624</link>
      <description>&lt;P&gt;Hi Team, we are using LX2160XE72232B NPU in our design . We have doubts about how much memory density the DDR per controller can support.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please clarify briefly&lt;/P&gt;</description>
      <pubDate>Fri, 28 Jun 2024 13:09:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LX2160XE72232B-DDR-controller-can-support-how-much-memory/m-p/1895946#M225624</guid>
      <dc:creator>Aathi1122000</dc:creator>
      <dc:date>2024-06-28T13:09:41Z</dc:date>
    </item>
    <item>
      <title>Re: LX2160XE72232B DDR controller can support how much memory density</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LX2160XE72232B-DDR-controller-can-support-how-much-memory/m-p/1896732#M225669</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;The suppo&lt;EM&gt;rted &lt;/EM&gt;&lt;SPAN&gt;&lt;EM&gt;Density is 512 Mbit (64 MB&lt;/EM&gt;)&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Regards&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 01 Jul 2024 14:59:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LX2160XE72232B-DDR-controller-can-support-how-much-memory/m-p/1896732#M225669</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2024-07-01T14:59:08Z</dc:date>
    </item>
  </channel>
</rss>

