<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX8M-Plus HDMI Spread Spectrum in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-HDMI-Spread-Spectrum/m-p/1889356#M225127</link>
    <description>&lt;P&gt;We are trying to enable the spread spectrum on the&amp;nbsp;IMX8M-Plus processor as we have a problem with EMC radiated emissions from the HDMI port (HDMI clock f=148.5MHz) which is a well known and very common HDMI problem.&lt;/P&gt;&lt;P&gt;We searched the forum and checked the details in the IMX8MP manual, but we can't find a solution.&lt;/P&gt;&lt;P&gt;Here is the summary of our research so far:&lt;/P&gt;&lt;P&gt;1. One of the examples for MIPI DSI interface is here on the forum link&amp;nbsp;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/iMX8M-Mini-Spread-Spectrum/td-p/1024187" target="_blank" rel="noopener"&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;iMX8M Mini Spread Spectrum&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/A&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;, and it says &lt;FONT face="arial,helvetica,sans-serif"&gt;&lt;EM&gt;“We verified Spread Spectrum for the MIPI DSI on &lt;STRONG&gt;8M Plus&lt;/STRONG&gt;, it should apply in a similar way to 8MM and 8MN (not 8M). Since BSP 5.10 the clock tree changed and the new DSI-PHY clock source (i.e. OSC_24) doesn't support SS. The Video PLL freq (1.0395GHz) showed some problems, normally the required clock for MIPI DSI-PHY couldn't be achieved due to missing fractional divider. However, SS for DSI can be achieved by enabling spread spectrum of internal PLL of MIPI D-PHY and this is verified on iMX8MP EVK setup. Please try the attached patch to enable SS at MIPI D-PHY"&lt;/EM&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;We looked in the IMX8MP manual, however, unlike the MIPI D-PHY, the HDMI PHY doesn’t support the SS (we can't find any HDMI PHY registers with SSCG_EN bit and PLL description doesn't mention the SS capability).&lt;/P&gt;&lt;P&gt;2. Another forum answer is for the LVDS interface here&amp;nbsp;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/IMX8MP-spread-spectrum/m-p/1870844" target="_blank" rel="noopener"&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;IMX8MP spread spectrum&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/A&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;. It suggests to apply SS on the VIDEO_PLL1 clock that is the clock source for LVDS.&lt;/P&gt;&lt;P&gt;We tried to find the source clock for the HDMI PHY in the manual, but it is not so easy to find this information. In the chapter&amp;nbsp;13.10.2.1.2 Phase Locked Loop (PLL), there is this: "The nominal reference frequency is 24MHz." but no further information on the source clock.&lt;/P&gt;&lt;P&gt;The Figure 13-81. HDMI BLK_CTRL Clocks shows 2 clocks coming to the HDMI TX PHY, the source clocks are marked as the "bus_blk_clk" and "apb_clk". Which one of these is the source clock and where do they come from (we can't find any reference to the "bus_blk_clk" in the manual)?&lt;/P&gt;&lt;P&gt;3.&amp;nbsp;We also found this manual for SS support on &lt;SPAN&gt;i.MX 8QuadMax and i.MX 8QuadXPlus:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/User-Guide-of-Spread-Spectrum-Support-for-i-MX-8QuadMax-and-i-MX/ta-p/1115731" target="_self"&gt;User-Guide-of-Spread-Spectrum-Support-for-i-MX-8QuadMax-and-i-MX 8QuadXPlus Display&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We thought we could use it as an example only, as it does not mention the&amp;nbsp;IMX8M-Plus. However, the suggested SCFW kit doesn't contain any reference or code for SS.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Tue, 18 Jun 2024 09:21:15 GMT</pubDate>
    <dc:creator>Vladimir_V</dc:creator>
    <dc:date>2024-06-18T09:21:15Z</dc:date>
    <item>
      <title>IMX8M-Plus HDMI Spread Spectrum</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-HDMI-Spread-Spectrum/m-p/1889356#M225127</link>
      <description>&lt;P&gt;We are trying to enable the spread spectrum on the&amp;nbsp;IMX8M-Plus processor as we have a problem with EMC radiated emissions from the HDMI port (HDMI clock f=148.5MHz) which is a well known and very common HDMI problem.&lt;/P&gt;&lt;P&gt;We searched the forum and checked the details in the IMX8MP manual, but we can't find a solution.&lt;/P&gt;&lt;P&gt;Here is the summary of our research so far:&lt;/P&gt;&lt;P&gt;1. One of the examples for MIPI DSI interface is here on the forum link&amp;nbsp;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/iMX8M-Mini-Spread-Spectrum/td-p/1024187" target="_blank" rel="noopener"&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;iMX8M Mini Spread Spectrum&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/A&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;, and it says &lt;FONT face="arial,helvetica,sans-serif"&gt;&lt;EM&gt;“We verified Spread Spectrum for the MIPI DSI on &lt;STRONG&gt;8M Plus&lt;/STRONG&gt;, it should apply in a similar way to 8MM and 8MN (not 8M). Since BSP 5.10 the clock tree changed and the new DSI-PHY clock source (i.e. OSC_24) doesn't support SS. The Video PLL freq (1.0395GHz) showed some problems, normally the required clock for MIPI DSI-PHY couldn't be achieved due to missing fractional divider. However, SS for DSI can be achieved by enabling spread spectrum of internal PLL of MIPI D-PHY and this is verified on iMX8MP EVK setup. Please try the attached patch to enable SS at MIPI D-PHY"&lt;/EM&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;We looked in the IMX8MP manual, however, unlike the MIPI D-PHY, the HDMI PHY doesn’t support the SS (we can't find any HDMI PHY registers with SSCG_EN bit and PLL description doesn't mention the SS capability).&lt;/P&gt;&lt;P&gt;2. Another forum answer is for the LVDS interface here&amp;nbsp;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/IMX8MP-spread-spectrum/m-p/1870844" target="_blank" rel="noopener"&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;IMX8MP spread spectrum&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/A&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;. It suggests to apply SS on the VIDEO_PLL1 clock that is the clock source for LVDS.&lt;/P&gt;&lt;P&gt;We tried to find the source clock for the HDMI PHY in the manual, but it is not so easy to find this information. In the chapter&amp;nbsp;13.10.2.1.2 Phase Locked Loop (PLL), there is this: "The nominal reference frequency is 24MHz." but no further information on the source clock.&lt;/P&gt;&lt;P&gt;The Figure 13-81. HDMI BLK_CTRL Clocks shows 2 clocks coming to the HDMI TX PHY, the source clocks are marked as the "bus_blk_clk" and "apb_clk". Which one of these is the source clock and where do they come from (we can't find any reference to the "bus_blk_clk" in the manual)?&lt;/P&gt;&lt;P&gt;3.&amp;nbsp;We also found this manual for SS support on &lt;SPAN&gt;i.MX 8QuadMax and i.MX 8QuadXPlus:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/User-Guide-of-Spread-Spectrum-Support-for-i-MX-8QuadMax-and-i-MX/ta-p/1115731" target="_self"&gt;User-Guide-of-Spread-Spectrum-Support-for-i-MX-8QuadMax-and-i-MX 8QuadXPlus Display&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We thought we could use it as an example only, as it does not mention the&amp;nbsp;IMX8M-Plus. However, the suggested SCFW kit doesn't contain any reference or code for SS.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 18 Jun 2024 09:21:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-HDMI-Spread-Spectrum/m-p/1889356#M225127</guid>
      <dc:creator>Vladimir_V</dc:creator>
      <dc:date>2024-06-18T09:21:15Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M-Plus HDMI Spread Spectrum</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-HDMI-Spread-Spectrum/m-p/1889790#M225174</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Unfortunately&amp;nbsp;&lt;SPAN&gt;HDMI PHY doesn't support spread spectrum feature.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;The nominal reference frequency of HDMI PHY is 24MHz, which means that the parent clock is XTAL_24M. It cannot support spread spectrum.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alejandro_Salas_0-1718744276271.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/284744i9DBD0CEC9481C306/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alejandro_Salas_0-1718744276271.png" alt="Alejandro_Salas_0-1718744276271.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Tue, 18 Jun 2024 20:58:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-HDMI-Spread-Spectrum/m-p/1889790#M225174</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2024-06-18T20:58:50Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M-Plus HDMI Spread Spectrum</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-HDMI-Spread-Spectrum/m-p/1892751#M225379</link>
      <description>&lt;P&gt;Thanks for clarification. Since SS is not supported, we are looking at the HDMY PHY registers PHY_REG 22-24. Can you please help with this:&lt;/P&gt;&lt;P&gt;1. We need more detailed description of these registers (PHY_REG22, PHY_REG23, PHY_REG24). The reference manual does not give much detail, for example the PHY_REG22 table doesn't explain the meaning of the fields.&lt;/P&gt;&lt;P&gt;2. What are the recommended values for these registers with regards to EMC?&lt;/P&gt;&lt;P&gt;3. Is there an EMC test report (radiated emissions) for the 8MPLUSLPD4-EVK, or at least the Declaration of Conformance?&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Mon, 24 Jun 2024 09:11:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-HDMI-Spread-Spectrum/m-p/1892751#M225379</guid>
      <dc:creator>Vladimir_V</dc:creator>
      <dc:date>2024-06-24T09:11:56Z</dc:date>
    </item>
  </channel>
</rss>

