<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Interfacing IMX8QXP with IW611</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Interfacing-IMX8QXP-with-IW611/m-p/1875765#M224221</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;You can try the option 2 (based on you have tried option 1 already).&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Forcing-to-configure-my-sdio-device-in-high-speed-mode-instead/m-p/273275" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Forcing-to-configure-my-sdio-device-in-high-speed-mode-instead/m-p/273275&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
    <pubDate>Mon, 27 May 2024 22:31:30 GMT</pubDate>
    <dc:creator>JosephAtNXP</dc:creator>
    <dc:date>2024-05-27T22:31:30Z</dc:date>
    <item>
      <title>Interfacing IMX8QXP with IW611</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Interfacing-IMX8QXP-with-IW611/m-p/1874376#M224129</link>
      <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;In our target board, we are using ENET pins as SDIO lines. Please find the attached screenshot of the schematics and the DTSI file. These SDIO lines are interfaced with IW611 and in this scenario, we are unable to detect the High-speed mode and ultra-high-speed mode. Please check and let us know if there is any mistake.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot 2024-05-24 121442.png" style="width: 762px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/280623i69108F1C414ECBD9/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot 2024-05-24 121442.png" alt="Screenshot 2024-05-24 121442.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Rohith04_3-1716533957978.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/280630i28F08F42C95220E5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Rohith04_3-1716533957978.png" alt="Rohith04_3-1716533957978.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Rohith04_2-1716533626300.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/280628i19F8679E3AAD11D9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Rohith04_2-1716533626300.png" alt="Rohith04_2-1716533626300.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Rohith04_5-1716533998100.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/280632i789FA805E6EA6C41/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Rohith04_5-1716533998100.png" alt="Rohith04_5-1716533998100.png" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 24 May 2024 07:34:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Interfacing-IMX8QXP-with-IW611/m-p/1874376#M224129</guid>
      <dc:creator>Rohith04</dc:creator>
      <dc:date>2024-05-24T07:34:07Z</dc:date>
    </item>
    <item>
      <title>Re: Interfacing IMX8QXP with IW611</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Interfacing-IMX8QXP-with-IW611/m-p/1875765#M224221</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products,&lt;/P&gt;
&lt;P&gt;You can try the option 2 (based on you have tried option 1 already).&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Forcing-to-configure-my-sdio-device-in-high-speed-mode-instead/m-p/273275" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Forcing-to-configure-my-sdio-device-in-high-speed-mode-instead/m-p/273275&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Mon, 27 May 2024 22:31:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Interfacing-IMX8QXP-with-IW611/m-p/1875765#M224221</guid>
      <dc:creator>JosephAtNXP</dc:creator>
      <dc:date>2024-05-27T22:31:30Z</dc:date>
    </item>
    <item>
      <title>Re: Interfacing IMX8QXP with IW611</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Interfacing-IMX8QXP-with-IW611/m-p/1875978#M224231</link>
      <description>&lt;P&gt;Hi,&lt;BR /&gt;Thanks for your reply&lt;BR /&gt;Initially, we had tried with these entries only since the issues were resolvable.&lt;BR /&gt;&amp;amp;usdhc2 {&lt;BR /&gt;assigned-clocks = &amp;lt;&amp;amp;clk IMX_SC_R_SDHC_1 IMX_SC_PM_CLK_PER&amp;gt;;&lt;BR /&gt;assigned-clock-rates = &amp;lt;200000000&amp;gt;;&lt;BR /&gt;pinctrl-names = "default", "state_100mhz", "state_200mhz";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_usdhc2&amp;gt;, &amp;lt;&amp;amp;pinctrl_usdhc2_gpio&amp;gt;;&lt;BR /&gt;pinctrl-1 = &amp;lt;&amp;amp;pinctrl_usdhc2&amp;gt;, &amp;lt;&amp;amp;pinctrl_usdhc2_gpio&amp;gt;;&lt;BR /&gt;pinctrl-2 = &amp;lt;&amp;amp;pinctrl_usdhc2&amp;gt;, &amp;lt;&amp;amp;pinctrl_usdhc2_gpio&amp;gt;;&lt;BR /&gt;bus-width = &amp;lt;4&amp;gt;;&lt;BR /&gt;keep-power-in-suspend;&lt;BR /&gt;enable-sdio-wakeup;&lt;BR /&gt;status = "okay";&lt;BR /&gt;};&lt;/P&gt;</description>
      <pubDate>Tue, 28 May 2024 06:24:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Interfacing-IMX8QXP-with-IW611/m-p/1875978#M224231</guid>
      <dc:creator>Abisek</dc:creator>
      <dc:date>2024-05-28T06:24:36Z</dc:date>
    </item>
  </channel>
</rss>

