<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Difference between 2-CPU and 4-CPU DRAM accesses?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1849258#M222664</link>
    <description>&lt;P&gt;Two files attached. Both from the same board, but one with 4 CPUs and the other with nr_cpus=2. The 4 CPU log shows a crash. The 2 CPU runs OK.&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 17 Apr 2024 18:45:58 GMT</pubDate>
    <dc:creator>frank_vanhooft</dc:creator>
    <dc:date>2024-04-17T18:45:58Z</dc:date>
    <item>
      <title>Difference between 2-CPU and 4-CPU DRAM accesses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1842586#M222265</link>
      <description>&lt;P&gt;We have an odd situation and would appreciate any suggestions. We've been building iMX8 Mini based boards for a while, running Yocto linux 5.15.32. Partnumbers:&lt;/P&gt;&lt;P&gt;CPU:&amp;nbsp;MIMX8MM6DVTLZAA&amp;nbsp; (quad core iMX8 mini)&lt;/P&gt;&lt;P&gt;RAM: Micron&amp;nbsp;MT53E256M32D2DS-053 AAT:B&amp;nbsp; (LPDDR4 1 GB, x32 wide, single chip)&lt;/P&gt;&lt;P&gt;Recently we've had a batch of boards that crash within minutes just when running the Linux OS. No application running, room temperature, but if we run 4 instances of memtester (one memtester running on each of the CPUs) we can get memtester errors. Looks like a simple RAM problem, right?&lt;BR /&gt;&lt;BR /&gt;Here's the question. If we add the kernel argument:&lt;BR /&gt;&lt;BR /&gt;&lt;STRONG&gt;nr_cpus=2&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;So now only 2 CPUs are used by the OS, then magically everything becomes stable. The boards will run for days. We can run 2 instances of memtester (one on each CPU) indefinitely, etc.&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;There's only a single RAM interface, and a single RAM chip. So why would the RAM be stable for 2 CPUs and yet not for 4? What's the difference between 2 CPUs accessing RAM versus 4 CPUs accessing RAM (even when hammering RAM using multiple memtesters)?&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 08 Apr 2024 18:33:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1842586#M222265</guid>
      <dc:creator>frank_vanhooft</dc:creator>
      <dc:date>2024-04-08T18:33:45Z</dc:date>
    </item>
    <item>
      <title>Re: Difference between 2-CPU and 4-CPU DRAM accesses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1846571#M222472</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/137088"&gt;@frank_vanhooft&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Can you share test steps and logs?&lt;/P&gt;
&lt;P&gt;Thanks&lt;/P&gt;
&lt;P&gt;Zhiming&lt;/P&gt;</description>
      <pubDate>Mon, 15 Apr 2024 00:55:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1846571#M222472</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-04-15T00:55:49Z</dc:date>
    </item>
    <item>
      <title>Re: Difference between 2-CPU and 4-CPU DRAM accesses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1849258#M222664</link>
      <description>&lt;P&gt;Two files attached. Both from the same board, but one with 4 CPUs and the other with nr_cpus=2. The 4 CPU log shows a crash. The 2 CPU runs OK.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 17 Apr 2024 18:45:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1849258#M222664</guid>
      <dc:creator>frank_vanhooft</dc:creator>
      <dc:date>2024-04-17T18:45:58Z</dc:date>
    </item>
    <item>
      <title>Re: Difference between 2-CPU and 4-CPU DRAM accesses?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1849543#M222683</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/137088"&gt;@frank_vanhooft&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I checked the crash log and did same memory test with same kernel version. No such issue with 4 memtester instances.&lt;/P&gt;
&lt;P&gt;From the crash log, the sync error is about page and cache swap. This could relate to DDR or kernel. Can you try more kernel version? like 5.15.71 ,6.1.55 and 6.6.3&lt;/P&gt;</description>
      <pubDate>Thu, 18 Apr 2024 06:13:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Difference-between-2-CPU-and-4-CPU-DRAM-accesses/m-p/1849543#M222683</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-04-18T06:13:22Z</dc:date>
    </item>
  </channel>
</rss>

