<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックAbout IMX8mm evk device tree</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/About-IMX8mm-evk-device-tree/m-p/1822218#M220843</link>
    <description>&lt;P&gt;fsl-imx8mm-evk.dts&lt;/P&gt;&lt;P&gt;uart1: serial@30860000S {&lt;BR /&gt;compatible = "fsl,imx8mm-uart",&lt;BR /&gt;"fsl,imx6q-uart", "fsl,imx21-uart";&lt;BR /&gt;reg = &amp;lt;0x0 0x30860000 0x0 0x10000&amp;gt;;&lt;BR /&gt;interrupts = &amp;lt;GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH&amp;gt;;&lt;BR /&gt;clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART1_ROOT&amp;gt;,&lt;BR /&gt;&amp;lt;&amp;amp;clk IMX8MM_CLK_UART1_ROOT&amp;gt;;&lt;BR /&gt;clock-names = "ipg", "per";&lt;BR /&gt;dmas = &amp;lt;&amp;amp;sdma1 22 4 0&amp;gt;, &amp;lt;&amp;amp;sdma1 23 4 0&amp;gt;;&lt;BR /&gt;dma-names = "rx", "tx";&lt;BR /&gt;status = "disabled";&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;&amp;amp;uart1 { /* BT */&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart1&amp;gt;;&lt;BR /&gt;assigned-clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART1_SRC&amp;gt;;&lt;BR /&gt;assigned-clock-parents = &amp;lt;&amp;amp;clk IMX8MM_SYS_PLL1_80M&amp;gt;;&lt;BR /&gt;fsl,uart-has-rtscts;&lt;BR /&gt;resets = &amp;lt;&amp;amp;modem_reset&amp;gt;;&lt;BR /&gt;status = "okay";&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;I wonder what the assigned-clocks do&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 06 Mar 2024 08:01:45 GMT</pubDate>
    <dc:creator>liwentao_1117</dc:creator>
    <dc:date>2024-03-06T08:01:45Z</dc:date>
    <item>
      <title>About IMX8mm evk device tree</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-IMX8mm-evk-device-tree/m-p/1822218#M220843</link>
      <description>&lt;P&gt;fsl-imx8mm-evk.dts&lt;/P&gt;&lt;P&gt;uart1: serial@30860000S {&lt;BR /&gt;compatible = "fsl,imx8mm-uart",&lt;BR /&gt;"fsl,imx6q-uart", "fsl,imx21-uart";&lt;BR /&gt;reg = &amp;lt;0x0 0x30860000 0x0 0x10000&amp;gt;;&lt;BR /&gt;interrupts = &amp;lt;GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH&amp;gt;;&lt;BR /&gt;clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART1_ROOT&amp;gt;,&lt;BR /&gt;&amp;lt;&amp;amp;clk IMX8MM_CLK_UART1_ROOT&amp;gt;;&lt;BR /&gt;clock-names = "ipg", "per";&lt;BR /&gt;dmas = &amp;lt;&amp;amp;sdma1 22 4 0&amp;gt;, &amp;lt;&amp;amp;sdma1 23 4 0&amp;gt;;&lt;BR /&gt;dma-names = "rx", "tx";&lt;BR /&gt;status = "disabled";&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;&amp;amp;uart1 { /* BT */&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_uart1&amp;gt;;&lt;BR /&gt;assigned-clocks = &amp;lt;&amp;amp;clk IMX8MM_CLK_UART1_SRC&amp;gt;;&lt;BR /&gt;assigned-clock-parents = &amp;lt;&amp;amp;clk IMX8MM_SYS_PLL1_80M&amp;gt;;&lt;BR /&gt;fsl,uart-has-rtscts;&lt;BR /&gt;resets = &amp;lt;&amp;amp;modem_reset&amp;gt;;&lt;BR /&gt;status = "okay";&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;I wonder what the assigned-clocks do&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 06 Mar 2024 08:01:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-IMX8mm-evk-device-tree/m-p/1822218#M220843</guid>
      <dc:creator>liwentao_1117</dc:creator>
      <dc:date>2024-03-06T08:01:45Z</dc:date>
    </item>
    <item>
      <title>Re: About IMX8mm evk device tree</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-IMX8mm-evk-device-tree/m-p/1823075#M220895</link>
      <description>&lt;P&gt;refer to the latest bsp&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.1.y/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi" target="_blank"&gt;https://github.com/nxp-imx/linux-imx/blob/lf-6.1.y/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;the clk uses IMX8MM_CLK_UART, for more detailed information about this clock, you can refer to the reference manual, this is uart1 root clock&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="joanxie_0-1709796525045.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/266947iE7AEE9B680C864B1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="joanxie_0-1709796525045.png" alt="joanxie_0-1709796525045.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 07 Mar 2024 07:33:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-IMX8mm-evk-device-tree/m-p/1823075#M220895</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2024-03-07T07:33:09Z</dc:date>
    </item>
  </channel>
</rss>

