<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックFPGA cell-design</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1814984#M220424</link>
    <description>&lt;P&gt;I have an, hopefully commercially profitable, design of a FPGA-cell and assiociated cell-routing. Reason for my design are two applications for two new products, that could also be done by others. That's why putting the, for them, modifyable electronics into an FPGA, for them to buy, could possibly be a good idea. Just now checking NXP-site to see if NXP has FPGA products. At first sight, don't see any. Are there? Thanks, Hans.&lt;/P&gt;</description>
    <pubDate>Sun, 25 Feb 2024 05:22:10 GMT</pubDate>
    <dc:creator>HansHolland</dc:creator>
    <dc:date>2024-02-25T05:22:10Z</dc:date>
    <item>
      <title>FPGA cell-design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1814984#M220424</link>
      <description>&lt;P&gt;I have an, hopefully commercially profitable, design of a FPGA-cell and assiociated cell-routing. Reason for my design are two applications for two new products, that could also be done by others. That's why putting the, for them, modifyable electronics into an FPGA, for them to buy, could possibly be a good idea. Just now checking NXP-site to see if NXP has FPGA products. At first sight, don't see any. Are there? Thanks, Hans.&lt;/P&gt;</description>
      <pubDate>Sun, 25 Feb 2024 05:22:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1814984#M220424</guid>
      <dc:creator>HansHolland</dc:creator>
      <dc:date>2024-02-25T05:22:10Z</dc:date>
    </item>
    <item>
      <title>Re: FPGA cell-design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1815179#M220425</link>
      <description>&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="GEENnxpFPGA.jpg" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/264925i35382CFF0EAD351A/image-size/large?v=v2&amp;amp;px=999" role="button" title="GEENnxpFPGA.jpg" alt="GEENnxpFPGA.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 26 Feb 2024 04:38:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1815179#M220425</guid>
      <dc:creator>HansHolland</dc:creator>
      <dc:date>2024-02-26T04:38:53Z</dc:date>
    </item>
    <item>
      <title>Re: FPGA cell-design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1815727#M220426</link>
      <description>&lt;P&gt;Wouldn't have reacted that way if I could find any NXPfpga/cpld on the internet. Only found a couple of PCB's, sold by NXP containing FPGA of another brand. Should I look into old Freescale? Can anybody help? For now, I guess NXP doesn't do PL and never did&lt;/P&gt;</description>
      <pubDate>Mon, 26 Feb 2024 15:30:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1815727#M220426</guid>
      <dc:creator>HansHolland</dc:creator>
      <dc:date>2024-02-26T15:30:29Z</dc:date>
    </item>
    <item>
      <title>Re: FPGA cell-design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1816202#M220456</link>
      <description>&lt;P&gt;Didn't look into excistence NXP programmable logic any longer. Sent NXP an email.&lt;/P&gt;&lt;P&gt;Designing a FPGA-architecture, (what discussion(?) should be about), "should" support a design-flow used e.g. by&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.andraka.com/" target="_blank"&gt;Andraka Consulting Group | Home&lt;/A&gt;&lt;/P&gt;&lt;P&gt;resulting in&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.andraka.com/highperf.php" target="_blank"&gt;High Performance Design | Andraka Consulting Group&lt;/A&gt;&lt;/P&gt;&lt;P&gt;(bottom paragraph about Atmel AT6010)&lt;/P&gt;</description>
      <pubDate>Tue, 27 Feb 2024 06:17:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/FPGA-cell-design/m-p/1816202#M220456</guid>
      <dc:creator>HansHolland</dc:creator>
      <dc:date>2024-02-27T06:17:58Z</dc:date>
    </item>
  </channel>
</rss>

