<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: IMX8mp display shifting</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797451#M219353</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228716"&gt;@ZhouLiang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I have tested it on EVK board with MIPI-HDMI bridge.&lt;/P&gt;
&lt;P&gt;There is no such issue after testing ~40 reboot on Linux 5.15.y and Linux 6.1.y on i.MX8MPlus EVK.&lt;/P&gt;
&lt;P&gt;You can test MIPI panel(without&amp;nbsp;&lt;SPAN&gt;sn65dsi84&lt;/SPAN&gt;) if you have MIPI panel and other display interface.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best Regards&lt;/P&gt;
&lt;P&gt;Zhiming&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 30 Jan 2024 06:33:38 GMT</pubDate>
    <dc:creator>Zhiming_Liu</dc:creator>
    <dc:date>2024-01-30T06:33:38Z</dc:date>
    <item>
      <title>IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1795938#M219237</link>
      <description>&lt;P&gt;Hi, experts&lt;/P&gt;&lt;P&gt;We have encounter a display shifting issue when test our board&lt;STRONG&gt;, the screen resolution is 1920x1080, it sometimes has a large offset in the x direction.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="ZhouLiang1_0-1706258278241.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/260244iC19AB43A6D415272/image-size/medium?v=v2&amp;amp;px=400" role="button" title="ZhouLiang1_0-1706258278241.png" alt="ZhouLiang1_0-1706258278241.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The origin image is as follows:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="origin image" style="width: 585px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/260243iFFC0D7DBB3AD578E/image-size/large?v=v2&amp;amp;px=999" role="button" title="origin.png" alt="origin image" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;origin image&lt;/span&gt;&lt;/span&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;It is worth noting that the screen does not shift every time when I boot the system. &lt;SPAN&gt;The probability of the screen shifting is about 1/15.&amp;nbsp;The offset of the image on the screen in the x direction is the same every time.&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The display related device tree nodes are as following:&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;lcdif1&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;display-controller@32e80000&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; compatible = &lt;/SPAN&gt;&lt;SPAN&gt;"fsl,imx8mp-lcdif"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; reg = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;0x32e80000&lt;/SPAN&gt; &lt;SPAN&gt;0x10000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clocks = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_DISP1_PIX_ROOT&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_APB_ROOT&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_AXI_ROOT&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clock-names = &lt;/SPAN&gt;&lt;SPAN&gt;"pix"&lt;/SPAN&gt;&lt;SPAN&gt;, &lt;/SPAN&gt;&lt;SPAN&gt;"axi"&lt;/SPAN&gt;&lt;SPAN&gt;, &lt;/SPAN&gt;&lt;SPAN&gt;"disp_axi"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; interrupts = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;GIC_SPI&lt;/SPAN&gt; &lt;SPAN&gt;5&lt;/SPAN&gt; &lt;SPAN&gt;IRQ_TYPE_LEVEL_HIGH&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; power-domains = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;media_blk_ctrl&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_MEDIABLK_PD_LCDIF_1&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; status = &lt;/SPAN&gt;&lt;SPAN&gt;"disabled"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;port&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;lcdif1_to_dsim&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;endpoint&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; remote-endpoint = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;dsim_from_lcdif1&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;mipi_dsi&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;dsi@32e60000&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; compatible = &lt;/SPAN&gt;&lt;SPAN&gt;"fsl,imx8mp-mipi-dsim"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; reg = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;0x32e60000&lt;/SPAN&gt; &lt;SPAN&gt;0x400&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clocks = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_APB_ROOT&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_MIPI_PHY1_REF&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clock-names = &lt;/SPAN&gt;&lt;SPAN&gt;"bus_clk"&lt;/SPAN&gt;&lt;SPAN&gt;, &lt;/SPAN&gt;&lt;SPAN&gt;"sclk_mipi"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; assigned-clocks = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_APB&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_MIPI_PHY1_REF&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; assigned-clock-parents = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_SYS_PLL1_800M&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_24M&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; assigned-clock-rates = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;200000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;, &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;24000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; samsung,pll-clock-frequency = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;24000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; interrupts = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;GIC_SPI&lt;/SPAN&gt; &lt;SPAN&gt;18&lt;/SPAN&gt; &lt;SPAN&gt;IRQ_TYPE_LEVEL_HIGH&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; power-domains = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;media_blk_ctrl&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_MEDIABLK_PD_MIPI_DSI_1&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; status = &lt;/SPAN&gt;&lt;SPAN&gt;"disabled"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;ports&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; #address-cells = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;1&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; #size-cells = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;port@0&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; reg = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;dsim_from_lcdif1&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;endpoint&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; remote-endpoint = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;lcdif1_to_dsim&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;amp;lcdif1&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; status = &lt;/SPAN&gt;&lt;SPAN&gt;"okay"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; assigned-clocks = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_VIDEO_PLL1_OUT&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_DISP1_PIX&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_AXI&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; assigned-clock-parents = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_VIDEO_PLL1_OUT&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_SYS_PLL2_1000M&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; assigned-clock-rates = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;1039500000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;148500000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;500000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;};&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;amp;mipi_dsi&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; status = &lt;/SPAN&gt;&lt;SPAN&gt;"okay"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; assigned-clocks = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_APB&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_MEDIA_MIPI_PHY1_REF&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; assigned-clock-parents = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_SYS_PLL1_800M&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;clk&lt;/SPAN&gt; &lt;SPAN&gt;IMX8MP_CLK_24M&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; assigned-clock-rates = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;200000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;, &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;12000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; samsung,pll-clock-frequency &amp;nbsp; = &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;12000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; samsung,burst-clock-frequency = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;924000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; samsung,esc-clock-frequency &amp;nbsp; = &amp;nbsp;&amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;16000000&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;ports&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;port@1&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; reg = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;1&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;dsim_to_sn65dsi84&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;endpoint&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; remote-endpoint = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;sn65dsi84_from_dsim&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;};&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;```&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/DIV&gt;&lt;P&gt;&lt;STRONG&gt;I have dump the registers of the LCDIF and MIPI DSI when the screen is shift, the values are as following:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;32e80000: 00000000 ....&lt;BR /&gt;32e80004: 00000000 ....&lt;BR /&gt;32e80008: 00000000 ....&lt;BR /&gt;32e80010: 80000000 ....&lt;BR /&gt;32e80014: 04380780 ..8.&lt;BR /&gt;32e80018: 005a005a Z.Z.&lt;BR /&gt;32e8001c: 000a000a ....&lt;BR /&gt;32e80020: 000a001e ....&lt;BR /&gt;32e80024: 00010005 ....&lt;BR /&gt;32e80028: 00000000 ....&lt;BR /&gt;32e80030: 00000001 ....&lt;BR /&gt;32e80034: 00000001 ....&lt;BR /&gt;32e80200: 04380780 ..8.&lt;BR /&gt;32e80208: 00221e00 ..".&lt;BR /&gt;32e8020c: b5e00000 ....&lt;BR /&gt;32e80210: 00000000 ....&lt;BR /&gt;32e80214: 89000000 ....&lt;BR /&gt;32e60004: 80100400 ....&lt;BR /&gt;32e60008: 00000002 ....&lt;BR /&gt;32e6000c: 00000000 ....&lt;BR /&gt;32e60010: 91f80008 ....&lt;BR /&gt;32e60014: 00ffffff ....&lt;BR /&gt;32e60018: 3670707f .pp6&lt;BR /&gt;32e6001c: 01e00000 ....&lt;BR /&gt;32e60020: 84380780 ..8.&lt;BR /&gt;32e60024: f00a000a ....&lt;BR /&gt;32e60028: 00440044 D.D.&lt;BR /&gt;32e6002c: 02800013 ....&lt;BR /&gt;32e60030: 03000400 ....&lt;BR /&gt;32e60034: 01000000 ....&lt;BR /&gt;32e60038: 8b337fff ..3.&lt;BR /&gt;32e6003c: 00000000 ....&lt;BR /&gt;32e60040: 00000000 ....&lt;BR /&gt;32e60044: ff7fb5aa ....&lt;BR /&gt;32e60048: 000001ff ....&lt;BR /&gt;32e6004c: 0155541f .TU.&lt;BR /&gt;32e60050: 00004040 @@..&lt;BR /&gt;32e60078: 00010002 ....&lt;BR /&gt;32e60090: 00000000 ....&lt;BR /&gt;32e60094: 008049a2 .I..&lt;BR /&gt;32e60098: 00000000 ....&lt;BR /&gt;32e6009c: 00000000 ....&lt;BR /&gt;32e600a0: 000001f4 ....&lt;BR /&gt;32e600a4: 00000000 ....&lt;BR /&gt;32e600a8: 00000000 ....&lt;BR /&gt;32e600ac: 00000000 ....&lt;BR /&gt;32e600b0: 00000000 ....&lt;BR /&gt;32e600b4: 0000060c ....&lt;BR /&gt;32e600b8: 041e0d07 ....&lt;BR /&gt;32e600bc: 00050d09 ....&lt;BR /&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;Could you help me see what's wrong on my platform? Thank you very much!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Snow&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 27 Jan 2024 02:40:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1795938#M219237</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-01-27T02:40:38Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796467#M219274</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228716"&gt;@ZhouLiang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Which display framework you are using? QT or other? or based on wayland?&lt;/P&gt;</description>
      <pubDate>Mon, 29 Jan 2024 02:06:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796467#M219274</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-01-29T02:06:22Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796500#M219276</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/151788" target="_self"&gt;&lt;SPAN class=""&gt;Zhiming_Liu&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Thank you for your help.&lt;/P&gt;&lt;P&gt;We are using `weston`&amp;nbsp; to test the display, only show a background.&amp;nbsp;&amp;nbsp;I previously saved the drm buffer created by weston as a png image when the background image has a big offset, and found that the saved image was correct. so I think this is a driver related issue.&lt;/P&gt;&lt;P&gt;When the display shifting issue occurs, I restart the weston service, but the shift is always exist, but if I force off and on the card by the following command:&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;echo off &amp;gt;&amp;nbsp;/sys/class/drm/card2-LVDS-1/status&lt;/P&gt;&lt;P&gt;echo on &amp;gt;&amp;nbsp;/sys/class/drm/card2-LVDS-1/status&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;After these operations, the background on the screen displays normally.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Zhou Liang&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;</description>
      <pubDate>Mon, 29 Jan 2024 02:39:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796500#M219276</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-01-29T02:39:15Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796619#M219284</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228716"&gt;@ZhouLiang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;What's the resolution of your original picture?&lt;/P&gt;
&lt;P&gt;What's the resolution og the picture you dump from weston?&lt;/P&gt;
&lt;P&gt;I think this should be weston issue, because the hardware is very simple. It receives display buffer(like 720p size) from userpace allocated. But if userspace give it bigger buffer size, like more that 800p. Maybe will exist such display issue.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You can try to resize original image size same as your panel size. And test again.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best Regards&lt;/P&gt;
&lt;P&gt;Zhiming&lt;/P&gt;</description>
      <pubDate>Mon, 29 Jan 2024 06:32:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796619#M219284</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-01-29T06:32:45Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796753#M219291</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;SPAN&gt;Zhiming&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have used the image with the pixel of 1920x1080 to test the display, it still have the shifting issue,&amp;nbsp; please see the attachments. One is the origin image, the other one display with x offset.&lt;/P&gt;&lt;P&gt;I also check the log of weston, the display mode is correct, the size of the frame-buffer also correct(1920x1080x4 = 8294400)&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;drm_output_init_pixman enter w= 1920, h = 1080..&lt;BR /&gt;1970-01-01T00:00:06.639231+00:00 valuemon64 weston[626]: [00:00:06.564] drm_fb_create_dumb 1920, 1080&lt;BR /&gt;1970-01-01T00:00:06.639330+00:00 valuemon64 weston[626]: [00:00:06.568] xxxx drm_fb_create_dumb: create_arg.size = 8294400, map_arg.offset = 8294400&lt;BR /&gt;1970-01-01T00:00:06.639424+00:00 valuemon64 weston[626]: [00:00:06.568] drm_fb_create_dumb 1920, 1080&lt;BR /&gt;1970-01-01T00:00:06.639519+00:00 valuemon64 weston[626]: [00:00:06.571] xxxx drm_fb_create_dumb: create_arg.size = 8294400, map_arg.offset = 16588800&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;Is this problem related to frequency configuration?&lt;/P&gt;&lt;P&gt;BTW, I just found the&amp;nbsp;&amp;nbsp;value of&amp;nbsp;&lt;SPAN class=""&gt;Master PLL PMS Value setting Register (MIPI_M_PLLPMS)&lt;/SPAN&gt;&amp;nbsp;is 0x00000000&lt;/P&gt;&lt;P&gt;32ec000c: 00000000&lt;/P&gt;&lt;P&gt;Could this be the cause of the problem?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Zhou Liang&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;</description>
      <pubDate>Tue, 30 Jan 2024 01:29:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1796753#M219291</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-01-30T01:29:23Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797300#M219333</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228716"&gt;@ZhouLiang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;How do you test this background display function?? with weston api? Can you share the test steps?&lt;/P&gt;</description>
      <pubDate>Tue, 30 Jan 2024 02:43:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797300#M219333</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-01-30T02:43:39Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797333#M219338</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/151788" target="_self"&gt;&lt;SPAN class=""&gt;Zhiming_Liu&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;I test the display using the following steps:&lt;/P&gt;&lt;P&gt;step1:&amp;nbsp; Config the weston.ini&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;[core]&lt;BR /&gt;modules=systemd-notify.so&lt;BR /&gt;idle-time=0&lt;BR /&gt;shell=desktop-shell.so&lt;BR /&gt;pageflip-timeout=1000&lt;BR /&gt;pixman-shadow=false&lt;/P&gt;&lt;P&gt;[shell]&lt;BR /&gt;locking=false&lt;BR /&gt;panel-position=none&lt;BR /&gt;startup-animation=none&lt;BR /&gt;allow-zap=true&lt;BR /&gt;binding-modifier=super&lt;BR /&gt;background-image=/usr/share/helix-session/sun/splash.png&lt;BR /&gt;background-type=scale-crop&lt;/P&gt;&lt;P&gt;[keyboard]&lt;BR /&gt;keymap_layout=gb&lt;BR /&gt;vt-switching=false&lt;/P&gt;&lt;P&gt;[output]&lt;BR /&gt;name=LVDS-1&lt;/P&gt;&lt;P&gt;```&lt;/P&gt;&lt;P&gt;The &lt;EM&gt;&lt;STRONG&gt;background-image&lt;/STRONG&gt;&lt;/EM&gt; field configures the background image path.&lt;/P&gt;&lt;P&gt;Step2: Keep restarting the system to see if there is a display shifting problem.&amp;nbsp;&lt;SPAN&gt;Currently, it may occur once about 20 restarts.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The weston is installed as a service in our system, when system starting, the weston will load the drm device and draw the background on the screen.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Zhou Liang&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best Regards&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 30 Jan 2024 03:17:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797333#M219338</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-01-30T03:17:03Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797390#M219344</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228716"&gt;@ZhouLiang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Which BSP you are using?&lt;/P&gt;
&lt;P&gt;Can you test other interface like HDMI?&lt;/P&gt;</description>
      <pubDate>Tue, 30 Jan 2024 04:56:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797390#M219344</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-01-30T04:56:10Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797451#M219353</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228716"&gt;@ZhouLiang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I have tested it on EVK board with MIPI-HDMI bridge.&lt;/P&gt;
&lt;P&gt;There is no such issue after testing ~40 reboot on Linux 5.15.y and Linux 6.1.y on i.MX8MPlus EVK.&lt;/P&gt;
&lt;P&gt;You can test MIPI panel(without&amp;nbsp;&lt;SPAN&gt;sn65dsi84&lt;/SPAN&gt;) if you have MIPI panel and other display interface.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best Regards&lt;/P&gt;
&lt;P&gt;Zhiming&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 30 Jan 2024 06:33:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1797451#M219353</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-01-30T06:33:38Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1798558#M219440</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/151788" target="_self"&gt;&lt;SPAN class=""&gt;Zhiming_Liu&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Thank you for your support. We use Linux 6.5 to test our board. Currently the HDMI on our board isn't work, so I can test this issue by using the HDMI.&lt;/P&gt;&lt;P&gt;I did a test on my board yesterday, when the display issue occurs, I'm enable the TEST_PATTERN function of SN65DSI84, in this mode, the SN65DSI84 bridge will use the clock generated by DSI, but use the data generated by itself,&amp;nbsp; and the output seems doesn't have x offset, you can check the attachment.&lt;/P&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;So I think the issue doesn't caused by the&amp;nbsp;SN65DSI84.&lt;/P&gt;</description>
      <pubDate>Wed, 31 Jan 2024 09:44:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1798558#M219440</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-01-31T09:44:44Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1799404#M219483</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228716"&gt;@ZhouLiang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;1. NXP maintain Linux6.1.y and Linux6.6.y, we never maintain Linux6.5.y, i think you are totally using MAINLINE kernel, because in our&amp;nbsp; dtsi, the &lt;STRONG&gt;lcdif&amp;nbsp;&lt;/STRONG&gt;is using such compatible name&amp;nbsp;&amp;nbsp;&lt;SPAN&gt;"fsl,imx8mp-lcdif1", not&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;"fsl,imx8mp-lcdif".. &lt;/SPAN&gt;&lt;STRONG style="font-family: inherit;"&gt;ONLY mainline kernel use one lcdif instance. Mainline kernel&amp;nbsp; is not maintained by NXP, also the display framework.&lt;/STRONG&gt;&lt;/P&gt;
&lt;DIV&gt;
&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;P&gt;2. MIPI DSI driver:drivers/gpu/drm/imx/sec_mipi_dsim-imx.c&lt;/P&gt;
&lt;P&gt;LCDIF driver :drivers/gpu/imx/lcdifv3/lcdifv3-common.c&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;3. &lt;STRONG&gt;You should use Linux from NXP.&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;&lt;A href="https://github.com/nxp-imx/linux-imx" target="_blank"&gt;https://github.com/nxp-imx/linux-imx&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;4. We only support&amp;nbsp; Linux from NXP.&lt;/STRONG&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 01 Feb 2024 02:46:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1799404#M219483</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2024-02-01T02:46:37Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1802338#M219692</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/151788" target="_self"&gt;&lt;SPAN class=""&gt;Zhiming_Liu&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;After deeply investigate,&amp;nbsp; we found this issue&amp;nbsp;indeed a bug in the mainline linux, and it has been fixed in linux-6.8, after apply that commit, this issue doesn't occurs after 200 times reboot.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your help!&lt;/P&gt;&lt;P&gt;Zhou Liang&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 06 Feb 2024 05:36:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1802338#M219692</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-02-06T05:36:06Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1847851#M222576</link>
      <description>Hi ZhouLiang1,&lt;BR /&gt;can you provide info about find the fix in version 6.8?&lt;BR /&gt;&lt;BR /&gt;The commit/file/symbol could be enough.&lt;BR /&gt;&lt;BR /&gt;Thanks in advance.&lt;BR /&gt;&lt;BR /&gt;Stefano</description>
      <pubDate>Tue, 16 Apr 2024 08:01:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1847851#M222576</guid>
      <dc:creator>gigli_korg</dc:creator>
      <dc:date>2024-04-16T08:01:36Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1849377#M222671</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Sorry for the delay, The issue related to this commit:&lt;/P&gt;&lt;P&gt;ff3d5d04db07e5374758baa7e877fde8d683ebab&lt;/P&gt;&lt;DIV class=""&gt;&lt;H4&gt;&lt;SPAN class=""&gt;&lt;A title="" href="https://github.com/torvalds/linux/commit/ff3d5d04db07e5374758baa7e877fde8d683ebab" target="_blank" rel="noopener"&gt;drm: bridge: samsung-dsim: Don't use FORCE_STOP_STATE&lt;/A&gt;&lt;/SPAN&gt;&lt;/H4&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;It solved my problem.&lt;/DIV&gt;</description>
      <pubDate>Thu, 18 Apr 2024 01:03:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1849377#M222671</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-04-18T01:03:25Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1851575#M222820</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Could you please share the commit id or patch (changes) or where the fix was been made in &lt;A href="https://github.com/nxp-imx/linux-imx" target="_blank" rel="noopener"&gt;https://github.com/nxp-imx/linux-imx&lt;/A&gt;?&lt;/P&gt;&lt;P&gt;Even I'm facing the same pixel shift issue in imx8mm with lf-5.10 kernel and not able to see issue with lf-6.1 kernel. Is this fix made in lf-6.1? or in any branch of&amp;nbsp;&lt;A href="https://github.com/nxp-imx/linux-imx" target="_blank"&gt;https://github.com/nxp-imx/linux-imx&lt;/A&gt;?&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Vinayak&lt;/P&gt;</description>
      <pubDate>Mon, 22 Apr 2024 11:21:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1851575#M222820</guid>
      <dc:creator>vinayak1710</dc:creator>
      <dc:date>2024-04-22T11:21:03Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mp display shifting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1852048#M222834</link>
      <description>&lt;P&gt;I test my device using mainline linux, not the version of&amp;nbsp;&lt;A href="https://github.com/nxp-imx/linux-imx" target="_blank" rel="noopener nofollow noreferrer"&gt;linux-imx&lt;/A&gt;,&amp;nbsp; It fix in the following commits,&amp;nbsp;&lt;/P&gt;&lt;P&gt;ff3d5d04db07e5374758baa7e877fde8d683ebab&lt;/P&gt;&lt;DIV class=""&gt;&lt;H4&gt;&lt;SPAN class=""&gt;&lt;A title="" href="https://github.com/torvalds/linux/commit/ff3d5d04db07e5374758baa7e877fde8d683ebab" target="_blank" rel="noopener nofollow noreferrer"&gt;drm: bridge: samsung-dsim: Don't use FORCE_STOP_STATE&lt;/A&gt;&lt;/SPAN&gt;&lt;/H4&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;It solved my problem.&lt;/DIV&gt;</description>
      <pubDate>Tue, 23 Apr 2024 03:38:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mp-display-shifting/m-p/1852048#M222834</guid>
      <dc:creator>ZhouLiang1</dc:creator>
      <dc:date>2024-04-23T03:38:12Z</dc:date>
    </item>
  </channel>
</rss>

