<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1795697#M219227</link>
    <description>&lt;P&gt;Sorry I had a typo it's the TQma8xx&amp;nbsp;&lt;A href="https://www.tq-group.com/en/products/tq-embedded/arm-architecture/tqma8xx/" target="_blank"&gt;https://www.tq-group.com/en/products/tq-embedded/arm-architecture/tqma8xx/&lt;/A&gt;&lt;/P&gt;&lt;P&gt;I've attached my device tree&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
    <pubDate>Fri, 26 Jan 2024 00:45:14 GMT</pubDate>
    <dc:creator>christinad</dc:creator>
    <dc:date>2024-01-26T00:45:14Z</dc:date>
    <item>
      <title>TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788242#M218663</link>
      <description>&lt;P&gt;Hi!&lt;/P&gt;&lt;P&gt;I'm working with an TQmb8xx system on module on a custom board. I tried pin muxing the SPI0_SDI to LSIO_GPIO1_IO05 in the device tree but when I go to toggle on the GPIO, I see no power output. The device tree looks like this:&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;IMX8QXP_SPI0_SDI_LSIO_GPIO1_IO05    0x00000040&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;I have tried changing the hexadecimal configuration with no luck and have also tried adding the following line per other forum posts, which did not work for me:&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;IMX8QXP_COMP_CTL_GPIO_1V8_3V3_GPIORHB_PAD  	0x000514a0&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;Please advise. Thank you!&lt;/P&gt;</description>
      <pubDate>Fri, 12 Jan 2024 22:02:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788242#M218663</guid>
      <dc:creator>christinad</dc:creator>
      <dc:date>2024-01-12T22:02:31Z</dc:date>
    </item>
    <item>
      <title>Re: TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788274#M218666</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228104"&gt;@christinad&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;You need to modify the mux_mode to get that pad as GPIO because as default is configured as ADMA_SPI0_SDI.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alejandro_Salas_0-1705104328038.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/258062i9319B7967AAEF80D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alejandro_Salas_0-1705104328038.png" alt="Alejandro_Salas_0-1705104328038.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alejandro_Salas_1-1705104367370.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/258063i0B242391B76187AC/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alejandro_Salas_1-1705104367370.png" alt="Alejandro_Salas_1-1705104367370.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Could you please try:&lt;/P&gt;
&lt;LI-CODE lang="markup"&gt;IMX8QXP_SPI0_SDI_LSIO_GPIO1_IO05    0x20000040&lt;/LI-CODE&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please try it.&lt;/P&gt;
&lt;P&gt;Also you can modify and read the configuration pad register (4_02C0h) from memtool before to recompile your dts.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope this can helps to you.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Sat, 13 Jan 2024 00:10:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788274#M218666</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2024-01-13T00:10:37Z</dc:date>
    </item>
    <item>
      <title>Re: TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788277#M218667</link>
      <description>&lt;P&gt;Hi Alejandro,&lt;/P&gt;&lt;P&gt;I updated the device tree to your configuration, however I'm still not seeing any power output after turning the gpio on. Is there anything in the SCU I need to update?&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Christina&lt;/P&gt;</description>
      <pubDate>Sat, 13 Jan 2024 00:39:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788277#M218667</guid>
      <dc:creator>christinad</dc:creator>
      <dc:date>2024-01-13T00:39:41Z</dc:date>
    </item>
    <item>
      <title>Re: TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788288#M218668</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228104"&gt;@christinad&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Could you please clarify the way you are turning the gpio?&lt;/P&gt;
&lt;P&gt;Also, you can update the value in dts referring to this example:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/imx_5.4.70_2.3.0/arch/arm64/boot/dts/freescale/imx8x-mek.dtsi#L1204-L1205" target="_self"&gt;https://github.com/nxp-imx/linux-imx/blob/imx_5.4.70_2.3.0/arch/arm64/boot/dts/freescale/imx8x-mek.dtsi#L1204-L1205&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Let me know how it was.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 13 Jan 2024 02:01:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1788288#M218668</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2024-01-13T02:01:18Z</dc:date>
    </item>
    <item>
      <title>Re: TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1794140#M219114</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I tried updating the value according to the link you sent, but the gpio is still not turning on.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am turning on the gpio through the sysfs interface in linux, by exporting the gpio pin, setting the direction to out and setting the value to 1.&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Tue, 23 Jan 2024 22:49:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1794140#M219114</guid>
      <dc:creator>christinad</dc:creator>
      <dc:date>2024-01-23T22:49:04Z</dc:date>
    </item>
    <item>
      <title>Re: TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1794376#M219129</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/228104"&gt;@christinad&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;Could you please share your device tree?&lt;/P&gt;
&lt;P&gt;I want to confirm the PAD is not being using by other peripheral. Also, you can try with memtool to change the registers in execution time before to re-compile the device tree.&lt;/P&gt;
&lt;P&gt;If possible, please point to me about&amp;nbsp;TQmb8xx, I cannot find information about that.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Wed, 24 Jan 2024 06:19:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1794376#M219129</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2024-01-24T06:19:07Z</dc:date>
    </item>
    <item>
      <title>Re: TQmb8xx (i.MX8QXP) Device Tree GPIO Pin Mux Fail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1795697#M219227</link>
      <description>&lt;P&gt;Sorry I had a typo it's the TQma8xx&amp;nbsp;&lt;A href="https://www.tq-group.com/en/products/tq-embedded/arm-architecture/tqma8xx/" target="_blank"&gt;https://www.tq-group.com/en/products/tq-embedded/arm-architecture/tqma8xx/&lt;/A&gt;&lt;/P&gt;&lt;P&gt;I've attached my device tree&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Fri, 26 Jan 2024 00:45:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TQmb8xx-i-MX8QXP-Device-Tree-GPIO-Pin-Mux-Fail/m-p/1795697#M219227</guid>
      <dc:creator>christinad</dc:creator>
      <dc:date>2024-01-26T00:45:14Z</dc:date>
    </item>
  </channel>
</rss>

