<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPSPI multibyte transfer without CS toggle in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784123#M218344</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I use FRAM (Fujitsu, mb85rs1mt) on an I.MX8qxp processor. I run SCLK, MISO, MOSI, CS for SPI connections. But CS doesn't work the way I expect it to.&lt;/P&gt;&lt;P&gt;FRAM is based on fujitsu, mb85rs1mt drivers and operates in compatible mode with jedec, spi-nor drivers.&lt;/P&gt;&lt;P&gt;To read the ID of the FRAM, you must send command bytes and read three more data bytes. The CS must remain low throughout the entire sequence.&lt;/P&gt;&lt;P&gt;However, since CS rises per byte, the ID of FRAM cannot be read because the rising edge interferes with communication.&lt;/P&gt;&lt;P&gt;I found and applied on Google that if I set the CS pin as regular GPIO, I can read the ID of FRAM, but in this case, I can't control the CS pin at all.&lt;/P&gt;&lt;P&gt;The kernel version is 5.10.35, and a custom board is being created and implemented.&lt;/P&gt;</description>
    <pubDate>Mon, 08 Jan 2024 06:49:51 GMT</pubDate>
    <dc:creator>hansung_jung</dc:creator>
    <dc:date>2024-01-08T06:49:51Z</dc:date>
    <item>
      <title>LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784123#M218344</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I use FRAM (Fujitsu, mb85rs1mt) on an I.MX8qxp processor. I run SCLK, MISO, MOSI, CS for SPI connections. But CS doesn't work the way I expect it to.&lt;/P&gt;&lt;P&gt;FRAM is based on fujitsu, mb85rs1mt drivers and operates in compatible mode with jedec, spi-nor drivers.&lt;/P&gt;&lt;P&gt;To read the ID of the FRAM, you must send command bytes and read three more data bytes. The CS must remain low throughout the entire sequence.&lt;/P&gt;&lt;P&gt;However, since CS rises per byte, the ID of FRAM cannot be read because the rising edge interferes with communication.&lt;/P&gt;&lt;P&gt;I found and applied on Google that if I set the CS pin as regular GPIO, I can read the ID of FRAM, but in this case, I can't control the CS pin at all.&lt;/P&gt;&lt;P&gt;The kernel version is 5.10.35, and a custom board is being created and implemented.&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jan 2024 06:49:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784123#M218344</guid>
      <dc:creator>hansung_jung</dc:creator>
      <dc:date>2024-01-08T06:49:51Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784223#M218355</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/131196"&gt;@hansung_jung&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;when you &lt;SPAN&gt;set the CS pin as regular GPIO&lt;/SPAN&gt;.What do you&amp;nbsp; mean you can't control the CS pin at all?&amp;nbsp;Do you want to control CS level variation during spi communication?&lt;/P&gt;
&lt;P&gt;B.R&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jan 2024 08:29:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784223#M218355</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-01-08T08:29:21Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784265#M218361</link>
      <description>&lt;P&gt;Looking at the link below, I thought it would be okay to change cs from native control to gpio control.&lt;BR /&gt;However, it was confirmed that there was no change at all when the waveform was measured with the cs pin with the oscilloscope when it was changed to gpio control.&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/SPI-F-RAM-usage-on-Linux/td-p/952424" target="_blank"&gt;Solved: SPI - F-RAM usage on Linux - NXP Community&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jan 2024 08:53:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784265#M218361</guid>
      <dc:creator>hansung_jung</dc:creator>
      <dc:date>2024-01-08T08:53:47Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784286#M218365</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/131196"&gt;@hansung_jung&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please share your dts file.&lt;/P&gt;
&lt;P&gt;B.R&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jan 2024 09:11:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784286#M218365</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-01-08T09:11:39Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784319#M218368</link>
      <description>&lt;P&gt;Thanks for your rapid reply.&lt;/P&gt;&lt;P&gt;I attached my dts file.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="imx8qxp_dts.jpg" style="width: 597px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257049i204ED05997AF8A64/image-size/large?v=v2&amp;amp;px=999" role="button" title="imx8qxp_dts.jpg" alt="imx8qxp_dts.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 08 Jan 2024 09:36:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1784319#M218368</guid>
      <dc:creator>hansung_jung</dc:creator>
      <dc:date>2024-01-08T09:36:37Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785132#M218455</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/131196"&gt;@hansung_jung&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;It looks like your settings are correct. I will try to reproduce your problem.&lt;/P&gt;
&lt;P&gt;Which dts file are you using? Have you tried using other GPIO as CS?&lt;/P&gt;
&lt;P&gt;B.R&lt;/P&gt;</description>
      <pubDate>Tue, 09 Jan 2024 09:32:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785132#M218455</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-01-09T09:32:39Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785148#M218458</link>
      <description>&lt;P&gt;Yes, I tried to use other gpio as cs, however it was same result.&lt;/P&gt;&lt;P&gt;Please refer below.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_0-1704793320670.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257261i4F88C68C8A50FCC9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="hansung_jung_0-1704793320670.png" alt="hansung_jung_0-1704793320670.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 09 Jan 2024 09:42:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785148#M218458</guid>
      <dc:creator>hansung_jung</dc:creator>
      <dc:date>2024-01-09T09:42:41Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785647#M218494</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/131196"&gt;@hansung_jung&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Pleae use the following setting to test:&lt;/P&gt;
&lt;DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;pinctrl_lpspi0&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;lpspi0grp&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; fsl,pins = &amp;lt;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;IMX8QXP_SPI0_SCK_ADMA_SPI0_SCK&lt;/SPAN&gt;&lt;SPAN&gt; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;0x6000040&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;IMX8QXP_SPI0_SDO_ADMA_SPI0_SDO&lt;/SPAN&gt;&lt;SPAN&gt; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;0x6000040&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;IMX8QXP_SPI0_SDI_ADMA_SPI0_SDI&lt;/SPAN&gt;&lt;SPAN&gt; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;0x6000040&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;BR /&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;pinctrl_lpspi0_cs&lt;/SPAN&gt;&lt;SPAN&gt;: &lt;/SPAN&gt;&lt;SPAN&gt;lpspi0cs&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; fsl,pins = &amp;lt;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;IMX8QXP_SPI0_CS0_LSIO_GPIO1_IO08&lt;/SPAN&gt;&lt;SPAN&gt; &amp;nbsp; &amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;0x21&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; };&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; pinctrl-0 = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;pinctrl_lpspi0&lt;/SPAN&gt; &lt;SPAN&gt;&amp;amp;pinctrl_lpspi0_cs&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;B.R&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;/DIV&gt;</description>
      <pubDate>Wed, 10 Jan 2024 02:39:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785647#M218494</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-01-10T02:39:44Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785769#M218504</link>
      <description>&lt;P&gt;Thanks for your solution, however CS does not work.&lt;/P&gt;&lt;P&gt;I attach&amp;nbsp;&lt;SPAN&gt;oscilloscope&amp;nbsp;wave image.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_0-1704865516371.png" style="width: 547px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257446i7500385D04A2BBC1/image-dimensions/547x380?v=v2" width="547" height="380" role="button" title="hansung_jung_0-1704865516371.png" alt="hansung_jung_0-1704865516371.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;And this is my dts modified as you suggested.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_1-1704865596736.png" style="width: 544px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257447i1A0287B15F0A9652/image-dimensions/544x245?v=v2" width="544" height="245" role="button" title="hansung_jung_1-1704865596736.png" alt="hansung_jung_1-1704865596736.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_2-1704865645832.png" style="width: 543px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257448i0578ADFC5342CA8B/image-dimensions/543x262?v=v2" width="543" height="262" role="button" title="hansung_jung_2-1704865645832.png" alt="hansung_jung_2-1704865645832.png" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 10 Jan 2024 06:01:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785769#M218504</guid>
      <dc:creator>hansung_jung</dc:creator>
      <dc:date>2024-01-10T06:01:06Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785957#M218514</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/131196"&gt;@hansung_jung&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please refer below code, add the "&lt;SPAN&gt;cs-gpios = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;lsio_gpio1&lt;/SPAN&gt; &lt;SPAN&gt;8&lt;/SPAN&gt; &lt;SPAN&gt;GPIO_ACTIVE_LOW&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;" to your dts file.&lt;/P&gt;
&lt;DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;amp;lpspi0&lt;/SPAN&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; fsl,spi-num-chipselects = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;1&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; pinctrl-names = &lt;/SPAN&gt;&lt;SPAN&gt;"default"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; pinctrl-0 = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;pinctrl_lpspi0&lt;/SPAN&gt; &lt;SPAN&gt;&amp;amp;pinctrl_lpspi0_cs&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; cs-gpios = &amp;lt;&lt;/SPAN&gt;&lt;SPAN&gt;&amp;amp;lsio_gpio1&lt;/SPAN&gt; &lt;SPAN&gt;8&lt;/SPAN&gt; &lt;SPAN&gt;GPIO_ACTIVE_LOW&lt;/SPAN&gt;&lt;SPAN&gt;&amp;gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; status = &lt;/SPAN&gt;&lt;SPAN&gt;"okay"&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;};&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;I have tested today, cs signal voltage change is no problem. During the data transmission process, it continues to maintain a low level until the data transmission is completed and returns to a high level.&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV&gt;&lt;SPAN&gt;B.R&lt;/SPAN&gt;&lt;/DIV&gt;
&lt;/DIV&gt;</description>
      <pubDate>Wed, 10 Jan 2024 09:34:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1785957#M218514</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-01-10T09:34:48Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786020#M218518</link>
      <description>&lt;P&gt;Thanks for your support, but unfortunetly CS pin does not work.&lt;/P&gt;&lt;P&gt;Refer below scope wave, and my dts file.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_2-1704882448623.png" style="width: 549px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257517iD678CF08F8CCD62B/image-dimensions/549x384?v=v2" width="549" height="384" role="button" title="hansung_jung_2-1704882448623.png" alt="hansung_jung_2-1704882448623.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_1-1704882344822.png" style="width: 551px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257514i24DFACFC77DB5AAB/image-dimensions/551x230?v=v2" width="551" height="230" role="button" title="hansung_jung_1-1704882344822.png" alt="hansung_jung_1-1704882344822.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_0-1704882305769.png" style="width: 550px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257513i7FA9BF4D2DF7C8B6/image-dimensions/550x253?v=v2" width="550" height="253" role="button" title="hansung_jung_0-1704882305769.png" alt="hansung_jung_0-1704882305769.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Is there anything else I need to check, like .config?&lt;/P&gt;&lt;P&gt;Could you look at my .config just in case?&lt;/P&gt;&lt;P&gt;Please refer the attached file.&lt;/P&gt;</description>
      <pubDate>Wed, 10 Jan 2024 10:38:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786020#M218518</guid>
      <dc:creator>hansung_jung</dc:creator>
      <dc:date>2024-01-10T10:38:30Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786694#M218546</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/131196"&gt;@hansung_jung&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The config file is empty. Do not need to modify the config file.&lt;/P&gt;
&lt;P&gt;Please share your board HW&amp;nbsp;schematic diagram, Have you checked whether the GPIO has been occupied?&lt;/P&gt;
&lt;P&gt;B.R&lt;/P&gt;</description>
      <pubDate>Thu, 11 Jan 2024 02:31:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786694#M218546</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-01-11T02:31:05Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786872#M218561</link>
      <description>&lt;P&gt;I am sorry that the attached config file had hide property.&lt;/P&gt;&lt;P&gt;Anyway, I understood it does not matter.&lt;/P&gt;&lt;P&gt;Please refer below schematic diagram.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="hansung_jung_1-1704954184366.png" style="width: 716px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/257675iEB1259518D405B3C/image-dimensions/716x487?v=v2" width="716" height="487" role="button" title="hansung_jung_1-1704954184366.png" alt="hansung_jung_1-1704954184366.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;And I checked all gpio but the SPI1_CS0 pin is assigned only for cs.&lt;/P&gt;&lt;P&gt;I think it is very interesting that it works at your board.&lt;/P&gt;&lt;P&gt;I have to search more.&lt;/P&gt;&lt;P&gt;Thanks for your support.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 11 Jan 2024 06:31:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786872#M218561</guid>
      <dc:creator>hansung_jung</dc:creator>
      <dc:date>2024-01-11T06:31:59Z</dc:date>
    </item>
    <item>
      <title>Re: LPSPI multibyte transfer without CS toggle</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786980#M218568</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/131196"&gt;@hansung_jung&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You can also test with the latest BSP version.&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/design/design-center/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX" target="_blank"&gt;https://www.nxp.com/design/design-center/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;B.R&lt;/P&gt;</description>
      <pubDate>Thu, 11 Jan 2024 07:57:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPSPI-multibyte-transfer-without-CS-toggle/m-p/1786980#M218568</guid>
      <dc:creator>pengyong_zhang</dc:creator>
      <dc:date>2024-01-11T07:57:52Z</dc:date>
    </item>
  </channel>
</rss>

