<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPDDR4 Impedance Configuration in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1780466#M217934</link>
    <description>&lt;P&gt;可以的，如果你的DDR测试有问题的话，我们可以帮忙reviewMX8M_Plus_LPDDR4_RPA,这里建议你用最新的版本&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352&lt;/A&gt;&lt;/P&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&lt;A id="link_7" class="lia-link-navigation attachment-link" href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352?attachment-id=146791" target="_blank"&gt;MX8M_Plus_LPDDR4_RPA_v9.xlsx&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;</description>
    <pubDate>Wed, 27 Dec 2023 08:57:22 GMT</pubDate>
    <dc:creator>Rita_Wang</dc:creator>
    <dc:date>2023-12-27T08:57:22Z</dc:date>
    <item>
      <title>LPDDR4 Impedance Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1779923#M217852</link>
      <description>&lt;P&gt;Hello：&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;imx8mp基板经过仿真后，需要配置驱动阻抗60Ω，ODT为40Ω&lt;/P&gt;&lt;P&gt;用工具‘MX8M_Plus_LPDDR4_RPA_v8’进行配置&lt;/P&gt;&lt;P&gt;请求帮忙确认，配置方法是否正确，配置内容如下：&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="242.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255866iDC4BDE48440C3E15/image-size/medium?v=v2&amp;amp;px=400" role="button" title="242.jpg" alt="242.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="250.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255867i6A8321A5EEBC3AE7/image-size/medium?v=v2&amp;amp;px=400" role="button" title="250.jpg" alt="250.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="468.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255868iA6FF6F1C2084A9AD/image-size/medium?v=v2&amp;amp;px=400" role="button" title="468.jpg" alt="468.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="476.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255869iBDBA4522BB2C416D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="476.jpg" alt="476.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="599.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255870i8636AEE3AED63D6D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="599.jpg" alt="599.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="607.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255871iD4DB0316E03637B1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="607.jpg" alt="607.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="638.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255874iB2AA9B67A699E20B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="638.jpg" alt="638.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="644.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255873i85F2C2B52D5F0E77/image-size/medium?v=v2&amp;amp;px=400" role="button" title="644.jpg" alt="644.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="651.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255872i43E582ACC4295213/image-size/medium?v=v2&amp;amp;px=400" role="button" title="651.jpg" alt="651.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="657.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255877i2E85180C9DB6D2A2/image-size/medium?v=v2&amp;amp;px=400" role="button" title="657.jpg" alt="657.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="664.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255875i131DC14F546F4B73/image-size/medium?v=v2&amp;amp;px=400" role="button" title="664.jpg" alt="664.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="670.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255876iA2A4828BD8D2B8F1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="670.jpg" alt="670.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="673.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/255878iC7279574CCDABBD4/image-size/medium?v=v2&amp;amp;px=400" role="button" title="673.jpg" alt="673.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;十分感谢！   &lt;/P&gt;</description>
      <pubDate>Tue, 26 Dec 2023 07:35:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1779923#M217852</guid>
      <dc:creator>FanS2023</dc:creator>
      <dc:date>2023-12-26T07:35:35Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Impedance Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1780466#M217934</link>
      <description>&lt;P&gt;可以的，如果你的DDR测试有问题的话，我们可以帮忙reviewMX8M_Plus_LPDDR4_RPA,这里建议你用最新的版本&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352&lt;/A&gt;&lt;/P&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&lt;A id="link_7" class="lia-link-navigation attachment-link" href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352?attachment-id=146791" target="_blank"&gt;MX8M_Plus_LPDDR4_RPA_v9.xlsx&lt;/A&gt;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&amp;nbsp;&lt;/DIV&gt;</description>
      <pubDate>Wed, 27 Dec 2023 08:57:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1780466#M217934</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2023-12-27T08:57:22Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Impedance Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1780645#M217955</link>
      <description>&lt;P&gt;好的，谢谢你！&lt;/P&gt;&lt;P&gt;已经测试，没有问题&lt;/P&gt;</description>
      <pubDate>Wed, 27 Dec 2023 23:55:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1780645#M217955</guid>
      <dc:creator>FanS2023</dc:creator>
      <dc:date>2023-12-27T23:55:28Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Impedance Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1780729#M217968</link>
      <description>&lt;P&gt;再请教下&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;软件仿真最优时Driver 60ohm、ODT40ohm，&lt;/P&gt;&lt;P&gt;基板设计的线路单端阻抗时50±10%（45-55）ohm，&lt;/P&gt;&lt;P&gt;这样是否对传输信号的质量有影响？&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;以上&lt;/P&gt;</description>
      <pubDate>Thu, 28 Dec 2023 04:03:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1780729#M217968</guid>
      <dc:creator>FanS2023</dc:creator>
      <dc:date>2023-12-28T04:03:05Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Impedance Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1781022#M218007</link>
      <description>&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class="ui-provider a b c d e f g h i j k l m n o p q r s t u v w x y z ab ac ae af ag ah ai aj ak"&gt;所有单端信号为50欧姆阻抗，误差+/-10%，无论是怎么模拟，都是这个规则&lt;/SPAN&gt;&lt;/SPAN&gt;。&lt;/P&gt;
&lt;P&gt;PCB制板过程中，影响到阻抗的因素很多，1. 板材材料偏差，2 PCB蚀刻时的偏差，加工过程中产生的偏差，3， 高速PCB时，甚至连铜箔的光洁度都对阻抗有影响。&lt;/P&gt;
&lt;P&gt;40欧姆，60欧姆，。。。看上去似乎很精确，但是模拟过程中，没有实际制板过程的因素。&lt;/P&gt;
&lt;P&gt;&lt;LI-WRAPPER&gt;&lt;/LI-WRAPPER&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 29 Dec 2023 02:52:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Impedance-Configuration/m-p/1781022#M218007</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2023-12-29T02:52:28Z</dc:date>
    </item>
  </channel>
</rss>

