<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックFPGA</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/FPGA/m-p/1771604#M217107</link>
    <description>&lt;P&gt;Hi team,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;We are going to interface FPGA to&amp;nbsp;&lt;A href="https://www.nxp.com/part/MIMX8QM6AVUFFAB" target="_blank" rel="noopener noreferrer"&gt;&lt;STRONG&gt;MIMX8QM6AVUFFAB&lt;/STRONG&gt;&lt;/A&gt;&amp;nbsp;Processor. What is the maximum speed of processor to transfer data using QSPI or OSPI and Which Linux distribution is best for this processor.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;And another doubt, Is QSPI/OSPI is&amp;nbsp; more speed than EIM? Why you removed EIM in i.mx8 series and above processor?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Veerappan.P.A.&lt;/P&gt;</description>
    <pubDate>Fri, 08 Dec 2023 15:29:22 GMT</pubDate>
    <dc:creator>VeerappanP</dc:creator>
    <dc:date>2023-12-08T15:29:22Z</dc:date>
    <item>
      <title>FPGA</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/FPGA/m-p/1771604#M217107</link>
      <description>&lt;P&gt;Hi team,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;We are going to interface FPGA to&amp;nbsp;&lt;A href="https://www.nxp.com/part/MIMX8QM6AVUFFAB" target="_blank" rel="noopener noreferrer"&gt;&lt;STRONG&gt;MIMX8QM6AVUFFAB&lt;/STRONG&gt;&lt;/A&gt;&amp;nbsp;Processor. What is the maximum speed of processor to transfer data using QSPI or OSPI and Which Linux distribution is best for this processor.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;And another doubt, Is QSPI/OSPI is&amp;nbsp; more speed than EIM? Why you removed EIM in i.mx8 series and above processor?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Veerappan.P.A.&lt;/P&gt;</description>
      <pubDate>Fri, 08 Dec 2023 15:29:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/FPGA/m-p/1771604#M217107</guid>
      <dc:creator>VeerappanP</dc:creator>
      <dc:date>2023-12-08T15:29:22Z</dc:date>
    </item>
    <item>
      <title>Re: FPGA</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/FPGA/m-p/1772368#M217165</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;In the datasheet QSPI_CLK_ROOT is reported as 400MHz and ECSPI1_CLK_ROOT as 80MHz.&lt;/P&gt;
&lt;P&gt;regards&lt;/P&gt;</description>
      <pubDate>Mon, 11 Dec 2023 14:41:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/FPGA/m-p/1772368#M217165</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2023-12-11T14:41:10Z</dc:date>
    </item>
  </channel>
</rss>

