<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: iMX117H SDRAM Too Slow</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765519#M216522</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226268"&gt;@MFurkan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Where is this test code? You can put this code in ITCM. This can speed up read/write speed.&lt;/P&gt;
&lt;P&gt;This is our test report.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jingpan_0-1701246167625.png" style="width: 557px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252071iA1119ACDAB7B01C3/image-dimensions/557x184?v=v2" width="557" height="184" role="button" title="jingpan_0-1701246167625.png" alt="jingpan_0-1701246167625.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jingpan_1-1701246193044.png" style="width: 557px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252073i86CED6FAFD6D01AD/image-dimensions/557x103?v=v2" width="557" height="103" role="button" title="jingpan_1-1701246193044.png" alt="jingpan_1-1701246193044.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Write is far more faster than read. It's because write operation is pipelined, but read operation must wait till SDRAM feedback.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Jing&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 29 Nov 2023 08:28:28 GMT</pubDate>
    <dc:creator>jingpan</dc:creator>
    <dc:date>2023-11-29T08:28:28Z</dc:date>
    <item>
      <title>iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1764081#M216412</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have a custom board with NXP iMX1176 chip, using the following code ;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="c"&gt;#define buffersize (1U*1024U*1024U)
volatile uint32_t test_buf[buffersize];

bool x = false;
while (1) {
for (uint32_t i = 0; i &amp;lt; buffersize; i++) {
test_buf[i] = i;
}
for (uint32_t i = 0; i &amp;lt; buffersize; i++) {
if (test_buf[i] != i) {
while (1);
}
}
GPIO_PinWrite(BOARD_Audio_RST_GPIO, BOARD_Audio_RST_PIN, x);
x = !x;
}&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Pin toggle is 800ms in my custom board;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.digikey.com/en/products/detail/etron-technology-inc/EM63A165BM-5IH/10321539" target="_blank" rel="noopener"&gt;https://www.digikey.com/en/products/detail/etron-technology-inc/EM63A165BM-5IH/10321539&lt;/A&gt;&lt;/P&gt;&lt;P&gt;This is the SDRAM which i am using.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I tested the same function in this evaluation kit ;&amp;nbsp;&lt;A href="https://www.nxp.com/design/designs/nxp-edgeready-smart-hmi-solution-based-on-i-mx-rt117h-with-ml-vision-voice-and-graphical-ui:SLN-TLHMI-IOT-RD" target="_blank" rel="noopener"&gt;https://www.nxp.com/design/designs/nxp-edgeready-smart-hmi-solution-based-on-i-mx-rt117h-with-ml-vision-voice-and-graphical-ui:SLN-TLHMI-IOT-RD&lt;/A&gt;&lt;/P&gt;&lt;P&gt;and getting 60ms pin toggle time ,&amp;nbsp;&lt;/P&gt;&lt;P&gt;i have same dcd.c and dcd.h files with eval. board,&lt;/P&gt;&lt;P&gt;for both custom board and eval board SDRAM clocks are same = 200MHz&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;you can find my clock configuratios on the below picture;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="nxp-prob.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/251615i4F11258CC3829A2A/image-size/large?v=v2&amp;amp;px=999" role="button" title="nxp-prob.png" alt="nxp-prob.png" /&gt;&lt;/span&gt;What is the problem? Why my custom board is too slower than eval kit? More thanks for help fron now on.&lt;/P&gt;</description>
      <pubDate>Mon, 27 Nov 2023 14:15:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1764081#M216412</guid>
      <dc:creator>MFurkan</dc:creator>
      <dc:date>2023-11-27T14:15:48Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765519#M216522</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226268"&gt;@MFurkan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Where is this test code? You can put this code in ITCM. This can speed up read/write speed.&lt;/P&gt;
&lt;P&gt;This is our test report.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jingpan_0-1701246167625.png" style="width: 557px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252071iA1119ACDAB7B01C3/image-dimensions/557x184?v=v2" width="557" height="184" role="button" title="jingpan_0-1701246167625.png" alt="jingpan_0-1701246167625.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jingpan_1-1701246193044.png" style="width: 557px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252073i86CED6FAFD6D01AD/image-dimensions/557x103?v=v2" width="557" height="103" role="button" title="jingpan_1-1701246193044.png" alt="jingpan_1-1701246193044.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Write is far more faster than read. It's because write operation is pipelined, but read operation must wait till SDRAM feedback.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Jing&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 29 Nov 2023 08:28:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765519#M216522</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2023-11-29T08:28:28Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765540#M216526</link>
      <description>&lt;P&gt;Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/61241"&gt;@jingpan&lt;/a&gt;&lt;/P&gt;&lt;P&gt;The buffer is located in BOARD_SDRAM section as shown below;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="problem.png" style="width: 852px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252079iAFBD24E41B55C2A7/image-size/large?v=v2&amp;amp;px=999" role="button" title="problem.png" alt="problem.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;I would like to run LVGL so the frame buffer should be located here. The capacity of ITCM is not sufficient. I have made the same test on the eval kit speed is 12-13 time better. What could be problem for my custom board?&amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 29 Nov 2023 08:41:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765540#M216526</guid>
      <dc:creator>MFurkan</dc:creator>
      <dc:date>2023-11-29T08:41:08Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765566#M216532</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226268"&gt;@MFurkan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;What's the difference in hardware and software?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Jing&lt;/P&gt;</description>
      <pubDate>Wed, 29 Nov 2023 09:13:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765566#M216532</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2023-11-29T09:13:01Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765700#M216550</link>
      <description>&lt;P&gt;Hi again&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/61241"&gt;@jingpan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In our custom boards we have following components;&amp;nbsp;&lt;/P&gt;&lt;P&gt;SDRAM&amp;nbsp;@200MHz;&lt;A href="https://www.digikey.com/en/products/detail/etron-technology-inc/EM63A165BM-5IH/10321539" target="_blank" rel="nofollow noopener noreferrer"&gt;SDRAM which we are using in the custom board&lt;/A&gt;&lt;/P&gt;&lt;P&gt;MCU :&amp;nbsp;&lt;SPAN&gt;&lt;SPAN class=""&gt;MIMXRT117HCVM8A&amp;nbsp; @768 MHz&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class=""&gt;For evaluation kit you can refer ; &lt;A href="https://www.nxp.com/design/designs/nxp-edgeready-smart-hmi-solution-based-on-i-mx-rt117h-with-ml-vision-voice-and-graphical-ui:SLN-TLHMI-IOT-RD?_gl=1*mtgp0h*_ga*MTAwMTAyNjU4My4xNzAxMjM5NDEw*_ga_WM5LE0KMSH*MTcwMTI2MjYxNS41LjEuMTcwMTI2MjY5NS4wLjAuMA.." target="_self"&gt;NXP Eval Kit&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class=""&gt;Software is almost same with eval kit , so what is the problem with our custom board?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 29 Nov 2023 13:26:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1765700#M216550</guid>
      <dc:creator>MFurkan</dc:creator>
      <dc:date>2023-11-29T13:26:55Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766068#M216593</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226268"&gt;@MFurkan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Maybe the SDRAM is not configured properly. Can you use oscilloscope to measure the SDRAM signal?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Jing&lt;/P&gt;</description>
      <pubDate>Thu, 30 Nov 2023 02:39:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766068#M216593</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2023-11-30T02:39:08Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766310#M216618</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/61241"&gt;@jingpan&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I measured both custom board and eval kit SDRAMs with &lt;SPAN&gt;oscilloscope you can see the results on the below;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="scope_0.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252262i160009710757127F/image-size/large?v=v2&amp;amp;px=999" role="button" title="scope_0.png" alt="scope_0.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;194MHz custom board&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="scope_1.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252263iD53E36E4B04544C6/image-size/large?v=v2&amp;amp;px=999" role="button" title="scope_1.png" alt="scope_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;200MHz eval kit&amp;nbsp;&lt;/P&gt;&lt;P&gt;Note:My&amp;nbsp;&lt;SPAN&gt;oscilloscope&amp;nbsp;is capable to measure 100MHz&amp;nbsp;signals.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Do you have any suggestion to measure any other signal(s)?&lt;/P&gt;</description>
      <pubDate>Thu, 30 Nov 2023 08:16:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766310#M216618</guid>
      <dc:creator>MFurkan</dc:creator>
      <dc:date>2023-11-30T08:16:28Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766340#M216621</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226268"&gt;@MFurkan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Is this SEMC_CLK? What's the DQS signal look like? It represent read sequence and speed.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Jing&lt;/P&gt;</description>
      <pubDate>Thu, 30 Nov 2023 08:50:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766340#M216621</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2023-11-30T08:50:57Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766404#M216626</link>
      <description>&lt;P&gt;Hello again&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/61241"&gt;@jingpan&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;This is our custom boards DQS signal look like shown below;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="dqs-pin-alt-pad.png" style="width: 800px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252283i4AC2604D238155BD/image-size/large?v=v2&amp;amp;px=999" role="button" title="dqs-pin-alt-pad.png" alt="dqs-pin-alt-pad.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Furkan&lt;/P&gt;</description>
      <pubDate>Thu, 30 Nov 2023 09:56:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766404#M216626</guid>
      <dc:creator>MFurkan</dc:creator>
      <dc:date>2023-11-30T09:56:49Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766439#M216630</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226268"&gt;@MFurkan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Please enlarge the time window, I need more signal in a screen. Please also add SEMC_CLK signal to another channel.&lt;/P&gt;
&lt;P&gt;The interleave of the two DQS is 200ns. So the max speed is 5M word or 20M byte. Please refer to figure 29-12 in reference manual.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Jing&lt;/P&gt;</description>
      <pubDate>Thu, 30 Nov 2023 10:22:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766439#M216630</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2023-11-30T10:22:54Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766554#M216639</link>
      <description>&lt;P&gt;hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/61241"&gt;@jingpan&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;this is the signals which i catched&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="scope_7.png" style="width: 800px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/252316i352AB6A97E4C8996/image-size/large?v=v2&amp;amp;px=999" role="button" title="scope_7.png" alt="scope_7.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;regards,&lt;/P&gt;&lt;P&gt;Furkan&lt;/P&gt;</description>
      <pubDate>Thu, 30 Nov 2023 14:19:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1766554#M216639</guid>
      <dc:creator>MFurkan</dc:creator>
      <dc:date>2023-11-30T14:19:01Z</dc:date>
    </item>
    <item>
      <title>Re: iMX117H SDRAM Too Slow</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1767016#M216683</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/226268"&gt;@MFurkan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;It looks like there is 4 continue DQS in a read sequence. As I analyze in last reply, it is about 20*4=80M, not too bad. If the burst length is 8, it can be even better.&lt;/P&gt;
&lt;P&gt;Maybe there is other problem in your code?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Jing&lt;/P&gt;</description>
      <pubDate>Fri, 01 Dec 2023 07:16:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX117H-SDRAM-Too-Slow/m-p/1767016#M216683</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2023-12-01T07:16:00Z</dc:date>
    </item>
  </channel>
</rss>

