<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: TCP Ethernet Lwip - No issue with SRAM_DRAM but issue with BOARD_SDRAM in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1762931#M216296</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Sure we can manage this through the internal case.&lt;/P&gt;</description>
    <pubDate>Thu, 23 Nov 2023 21:00:05 GMT</pubDate>
    <dc:creator>nxf77486</dc:creator>
    <dc:date>2023-11-23T21:00:05Z</dc:date>
    <item>
      <title>TCP Ethernet Lwip - No issue with SRAM_DRAM but issue with BOARD_SDRAM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1745023#M214600</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;We have two projects developed on MCUXpresso IDE v11.8.0, SDK 2.14.0, imxRT1064. In both projects, we implemented a TCP client over Ethernet.&lt;BR /&gt;In the 1st project, SRAM_DRAM was used as the default RAM, and in the 2nd project, BOARD_SDRAM was used.&lt;/P&gt;&lt;P&gt;A task was created for the TCP client with xTaskCreate with a PRIORITY value of 3 and a STACK SIZE of 1024. There are no other tasks in the project.&lt;/P&gt;&lt;P&gt;After the TCP client connects to the server, it periodically sends two packets every second. The size of the first packet is 1518 Bytes and the size of the second packet is 962 Bytes. There is a 200 millisecond wait between the first packet and the second packet.&lt;/P&gt;&lt;P&gt;pseudocode:&lt;BR /&gt;send packet1&lt;BR /&gt;wait 200ms&lt;BR /&gt;send packet2&lt;BR /&gt;wait 1000ms&lt;/P&gt;&lt;P&gt;While the same codes do not cause any problems in the 1st project (the project where the default ram is SRAM_DTC), the blockage occurs after the 6th or 7th cycle in the 2nd project (the project where the default ram is BOARD_SDRAM).&lt;BR /&gt;The application remains in the send function. When we make the socket non-blocking, the EAGAIN value is returned. (Client algorithm closes the socket and restarts the algorithm when the send function returns a value less than 0)&lt;/P&gt;&lt;P&gt;Heap_3.c was used as the Freertos heap scheme.&lt;BR /&gt;Please see attached lwipopts.h and FreeRtosConfig.h files of the error-producing project.&lt;/P&gt;&lt;P&gt;Also find attached the Heap and Stack Placement and MCU settings screenshots of the both projects.&lt;BR /&gt;&lt;BR /&gt;Could you please help me about how we can solve this issue? Thanks.&lt;/P&gt;&lt;P&gt;1st project heap and stack:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1st project.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/246509i5EF93E331BB36AB5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="1st project.PNG" alt="1st project.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;1st project mcu settings:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1st project_mcu_setting.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/246510iF5DD0A134A7ACDE8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="1st project_mcu_setting.PNG" alt="1st project_mcu_setting.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2nd project heap and stack:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="2nd project.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/246511iF2D6433FEC4BE7ED/image-size/medium?v=v2&amp;amp;px=400" role="button" title="2nd project.PNG" alt="2nd project.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;2nd project mcu settings:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="2nd project_mcu_setting.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/246512iBC7590FEBDD129EA/image-size/medium?v=v2&amp;amp;px=400" role="button" title="2nd project_mcu_setting.PNG" alt="2nd project_mcu_setting.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt; &lt;/P&gt;</description>
      <pubDate>Tue, 24 Oct 2023 06:06:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1745023#M214600</guid>
      <dc:creator>akift</dc:creator>
      <dc:date>2023-10-24T06:06:50Z</dc:date>
    </item>
    <item>
      <title>Re: TCP Ethernet Lwip - No issue with SRAM_DRAM but issue with BOARD_SDRAM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1748047#M214849</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thank you in advance for contacting NXP support.&lt;/P&gt;
&lt;P&gt;Regarding your case I understand that you have no troubles on your original configuration, and you are currently trying to move your project to the BOARD_SDRAM example.&lt;/P&gt;
&lt;P&gt;If is this the case can you please help me with the following points that are necessary in order to perform this change:&lt;/P&gt;
&lt;UL type="disc"&gt;
&lt;LI&gt;To enable the SDRAM, it is necessary to add the XIP_BOOT_HEADER_DCD_ENABLE=1 in the following location C/C++ Build &amp;gt; Settings &amp;gt; Preprocessor, then the ROM code will fetch the DCD to initialize the SDRAM during the boot-up process.&lt;/LI&gt;
&lt;LI&gt;It is also require to link the application to RAM I attached an image for reference.&lt;/LI&gt;
&lt;/UL&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="nxf77486_0-1698447806276.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/247293i1508688EA0DC6996/image-size/medium?v=v2&amp;amp;px=400" role="button" title="nxf77486_0-1698447806276.png" alt="nxf77486_0-1698447806276.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I also attached a &lt;A title="link" href="https://community.nxp.com/t5/MCUXpresso-IDE/How-do-I-run-from-BOARD-SDRAM-on-MIMXRT1020-EVK/m-p/963607" target="_blank" rel="noopener"&gt;link&lt;/A&gt; to a community post that can be helpful for your implementation.&lt;/P&gt;
&lt;P&gt;Please let me know if there is anything else where I can help you.&lt;/P&gt;</description>
      <pubDate>Fri, 27 Oct 2023 23:03:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1748047#M214849</guid>
      <dc:creator>nxf77486</dc:creator>
      <dc:date>2023-10-27T23:03:38Z</dc:date>
    </item>
    <item>
      <title>Re: TCP Ethernet Lwip - No issue with SRAM_DRAM but issue with BOARD_SDRAM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1749525#M214988</link>
      <description>&lt;P&gt;Thanks for the reply&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/190340"&gt;@nxf77486&lt;/a&gt; !&lt;/P&gt;&lt;P&gt;We made the RAM settings as seen in the 1st image.&lt;BR /&gt;And we set the necessary preprocessor directives as in the second image.&lt;BR /&gt;But when we try to debug, it either freezes or gives errors like in the 3rd image.&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="1.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/247736iF04C409192AB78AB/image-size/medium?v=v2&amp;amp;px=400" role="button" title="1.PNG" alt="1.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="2.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/247737iD225616521AF0B3A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="2.PNG" alt="2.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="3.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/247738i6C3CEBDF218D3FCA/image-size/medium?v=v2&amp;amp;px=400" role="button" title="3.png" alt="3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 31 Oct 2023 11:29:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1749525#M214988</guid>
      <dc:creator>akift</dc:creator>
      <dc:date>2023-10-31T11:29:42Z</dc:date>
    </item>
    <item>
      <title>Re: TCP Ethernet Lwip - No issue with SRAM_DRAM but issue with BOARD_SDRAM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1753630#M215383</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Thank you in advance for the information can you please share with me. Can you please help me by following the next &lt;A title="guide " href="https://mcuoneclipse.com/2019/05/19/tutorial-mcuxpresso-sdk-with-linux-part-3-ram-and-xip-code-on-i-mx-rt1064/" target="_blank" rel="noopener"&gt;guide&lt;/A&gt; for RAM&amp;nbsp; and XIP Code on i.MXRT1064. I believe this could be useful and solve the current problematic.&lt;/P&gt;</description>
      <pubDate>Tue, 07 Nov 2023 17:13:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1753630#M215383</guid>
      <dc:creator>nxf77486</dc:creator>
      <dc:date>2023-11-07T17:13:21Z</dc:date>
    </item>
    <item>
      <title>Re: TCP Ethernet Lwip - No issue with SRAM_DRAM but issue with BOARD_SDRAM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1762697#M216275</link>
      <description>&lt;P&gt;Thanks&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/190340"&gt;@nxf77486&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;We have tried the guide in the link but it didn't solve the issue.&lt;BR /&gt;You have asked to me to share, so I have created a private ticket yesterday with the firmware attached.&lt;BR /&gt;I appreciate if you could give us further support. Thanks!&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 23 Nov 2023 12:29:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1762697#M216275</guid>
      <dc:creator>akift</dc:creator>
      <dc:date>2023-11-23T12:29:51Z</dc:date>
    </item>
    <item>
      <title>Re: TCP Ethernet Lwip - No issue with SRAM_DRAM but issue with BOARD_SDRAM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1762931#M216296</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Sure we can manage this through the internal case.&lt;/P&gt;</description>
      <pubDate>Thu, 23 Nov 2023 21:00:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/TCP-Ethernet-Lwip-No-issue-with-SRAM-DRAM-but-issue-with-BOARD/m-p/1762931#M216296</guid>
      <dc:creator>nxf77486</dc:creator>
      <dc:date>2023-11-23T21:00:05Z</dc:date>
    </item>
  </channel>
</rss>

