<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: i.mx8qm DRAM ecc configuration</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1720062#M212331</link>
    <description>&lt;P&gt;The default setting has enabled the ecc feature, can you share if you are facing issue in your product.&lt;/P&gt;</description>
    <pubDate>Mon, 11 Sep 2023 06:52:17 GMT</pubDate>
    <dc:creator>Zhiming_Liu</dc:creator>
    <dc:date>2023-09-11T06:52:17Z</dc:date>
    <item>
      <title>i.mx8qm DRAM ecc configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1719071#M212220</link>
      <description>&lt;P&gt;Can someone point me to documentation on how configure, enable, and test DRAM ECC on the i.mx 8QuadMax?&amp;nbsp;IMX8QMRM indicates ECC on DRAM is supported but I can't find any details on how to enable it.&lt;/P&gt;</description>
      <pubDate>Thu, 07 Sep 2023 22:40:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1719071#M212220</guid>
      <dc:creator>roffelsen</dc:creator>
      <dc:date>2023-09-07T22:40:17Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx8qm DRAM ecc configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1719075#M212221</link>
      <description>&lt;P&gt;&lt;SPAN&gt;&amp;gt; IMX8QMRM indicates ECC on DRAM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I think I have to take that back, the manual mentions ECC in the DDR Controller section but no where do I find it saying it is supported. Given that and the lack of documentation&amp;nbsp;on how to configure&amp;nbsp;it I am guessing ECC on DRAM is not supported.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 07 Sep 2023 23:03:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1719075#M212221</guid>
      <dc:creator>roffelsen</dc:creator>
      <dc:date>2023-09-07T23:03:22Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx8qm DRAM ecc configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1720062#M212331</link>
      <description>&lt;P&gt;The default setting has enabled the ecc feature, can you share if you are facing issue in your product.&lt;/P&gt;</description>
      <pubDate>Mon, 11 Sep 2023 06:52:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1720062#M212331</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2023-09-11T06:52:17Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx8qm DRAM ecc configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1720442#M212373</link>
      <description>&lt;P&gt;Are you saying&amp;nbsp; the i.mx8qm supports ecc on DRAM and turns it on by default at processor startup?&lt;/P&gt;&lt;P&gt;If so:&lt;/P&gt;&lt;P&gt;1) Can you point me to where this is documented?&lt;/P&gt;&lt;P&gt;2) What is the processor response when a non-correctable double bit DRAM ecc error occurs?&lt;/P&gt;&lt;P&gt;3) If there a way to inject ecc errors in DRAM so&amp;nbsp; fault response can be tested?&lt;/P&gt;</description>
      <pubDate>Mon, 11 Sep 2023 13:50:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1720442#M212373</guid>
      <dc:creator>roffelsen</dc:creator>
      <dc:date>2023-09-11T13:50:39Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx8qm DRAM ecc configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1720775#M212399</link>
      <description>&lt;P&gt;Correct this answer, i.MX8QM doesn't support ECC, iMX8DXL support this, the ECC keyword&amp;nbsp; in reference manual and DDR script doesn't mean it supports ECC.&lt;/P&gt;</description>
      <pubDate>Tue, 12 Sep 2023 03:19:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx8qm-DRAM-ecc-configuration/m-p/1720775#M212399</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2023-09-12T03:19:47Z</dc:date>
    </item>
  </channel>
</rss>

