<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX 8M Plus PMIC usage in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-PMIC-usage/m-p/1711657#M211466</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/201299"&gt;@Dhruvit&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm very sorry for the late reply.&lt;/P&gt;&lt;P&gt;the above problem&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;has been solved.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for support.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best regard!&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Sat, 26 Aug 2023 03:42:24 GMT</pubDate>
    <dc:creator>www1519</dc:creator>
    <dc:date>2023-08-26T03:42:24Z</dc:date>
    <item>
      <title>i.MX 8M Plus PMIC usage</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-PMIC-usage/m-p/1658745#M206690</link>
      <description>&lt;P&gt;Hi! NXP Engineer&lt;/P&gt;&lt;P&gt;In my design, IMX8M Plus+PCA9450C+LPDDR4(refer to NXP EVK) is used.&lt;/P&gt;&lt;P&gt;Now&amp;nbsp;&lt;SPAN&gt;, I want to reduce the working frequency of SOC and LPDDR4,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;but the frequencis file is&amp;nbsp;not visible with cat command, can not to be read and edited.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;(If use NXP EVK, the frequencis file is visible with cat command, can be to read and edited.)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;why is it,&amp;nbsp; &amp;nbsp;can you tell me?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The difference between my design and the NXP EVK circuit is as follows.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;NXP EVK:&amp;nbsp;PCA9450C pin 13(IRQ_B) is connected to SoC pin D6(GPIO1_IO03)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="www1519_1-1685278586502.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/225100iA5FF09D690C6518E/image-size/large?v=v2&amp;amp;px=999" role="button" title="www1519_1-1685278586502.png" alt="www1519_1-1685278586502.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="www1519_0-1685278541178.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/225099i04E9DC9402ACC9EF/image-size/large?v=v2&amp;amp;px=999" role="button" title="www1519_0-1685278541178.png" alt="www1519_0-1685278541178.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;My design: PCA9450C pin 13(IRQ_B) w/100k PU is connected to SoC pin&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;AJ16(SAI2_RXC)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Note: The voltage of Soc SAI2 is design with 1.8V and connected to PCA9450C BUCK5.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="www1519_2-1685278711692.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/225101i9807BA9865A8E8F4/image-size/large?v=v2&amp;amp;px=999" role="button" title="www1519_2-1685278711692.png" alt="www1519_2-1685278711692.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="www1519_3-1685278774688.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/225102iF3682E9D9849BC5E/image-size/large?v=v2&amp;amp;px=999" role="button" title="www1519_3-1685278774688.png" alt="www1519_3-1685278774688.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Confirm it please.&lt;/P&gt;&lt;P&gt;Thanks a lot&lt;/P&gt;&lt;P&gt;Best regarads.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sun, 28 May 2023 22:29:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-PMIC-usage/m-p/1658745#M206690</guid>
      <dc:creator>www1519</dc:creator>
      <dc:date>2023-05-28T22:29:51Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 8M Plus PMIC usage</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-PMIC-usage/m-p/1659043#M206721</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/214080"&gt;@www1519&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;Please make sure that below mentioned options are enabled in kernel options :&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;CONFIG_CPU_FREQ=y&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;CONFIG_ARM_IMX_CPUFREQ_DT=y&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Please provide me with debug logs , device tree file and commands used for further debugging.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Please make sure that you have made changes in pinctrl and interrupts property corresponding to&amp;nbsp;IRQ_B pin connection change.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Dhruvit Vasavada&lt;/P&gt;</description>
      <pubDate>Mon, 29 May 2023 08:58:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-PMIC-usage/m-p/1659043#M206721</guid>
      <dc:creator>Dhruvit</dc:creator>
      <dc:date>2023-05-29T08:58:17Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 8M Plus PMIC usage</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-PMIC-usage/m-p/1711657#M211466</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/201299"&gt;@Dhruvit&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm very sorry for the late reply.&lt;/P&gt;&lt;P&gt;the above problem&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;has been solved.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for support.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best regard!&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Sat, 26 Aug 2023 03:42:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-PMIC-usage/m-p/1711657#M211466</guid>
      <dc:creator>www1519</dc:creator>
      <dc:date>2023-08-26T03:42:24Z</dc:date>
    </item>
  </channel>
</rss>

