<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Unable to synchronize DLL delay loop during FLEXSPI_SetFlashConfig execution</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-synchronize-DLL-delay-loop-during-FLEXSPI/m-p/1710347#M211318</link>
    <description>&lt;P&gt;Since I got no reply for my topic, I will report to you what has worked for my specific case. I managed to get the DLL to synchronize.&lt;BR /&gt;&lt;BR /&gt;I was totally unaware of the fact that when one uses &lt;STRONG&gt;XIP_EXTERNAL_FLASH=1&lt;/STRONG&gt;, then there is this thing sort of "hidden" in the &lt;STRONG&gt;clock_config.c&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mimlo_0-1692857513739.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/237770i11A164FC72FE2279/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mimlo_0-1692857513739.png" alt="mimlo_0-1692857513739.png" /&gt;&lt;/span&gt;&lt;BR /&gt;It was actually not running my FLEXSPI1 at 200MHz, because of the fact that I had this define set to 1 which in turn does not set the divider for the FLEXSPI1 root clock.&lt;BR /&gt;&lt;BR /&gt;I hope that my findings will come in handy and serve you well.&lt;BR /&gt;Thanks&lt;/P&gt;</description>
    <pubDate>Thu, 24 Aug 2023 06:16:03 GMT</pubDate>
    <dc:creator>mimlo</dc:creator>
    <dc:date>2023-08-24T06:16:03Z</dc:date>
    <item>
      <title>Unable to synchronize DLL delay loop during FLEXSPI_SetFlashConfig execution</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-synchronize-DLL-delay-loop-during-FLEXSPI/m-p/1697544#M210130</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have a problem with DLL configuration for external flash memory using hyperbus.&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Hardware description:&lt;/STRONG&gt;&lt;BR /&gt;Custom board with imxrt1170 microcontroller. FLEXSPI1 is connected to the INFINEON's S26HS512TGABHI000 hyperflash. It uses differential clock and is set up to work in combined mode in order to use 8 data lines.&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;The issue:&lt;/STRONG&gt;&lt;BR /&gt;Whenever I set the&amp;nbsp;&lt;EM&gt;flexspiRootClk&lt;/EM&gt; to something over 100MHz, the code hangs in the loop below.&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mimlo_0-1690972082627.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/234737i51875A37035BE6B5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mimlo_0-1690972082627.png" alt="mimlo_0-1690972082627.png" /&gt;&lt;/span&gt;&lt;BR /&gt;However, If I comment this loop out, the code works correctly for the given moment. I only did so for experimentational purposes and I had not intent in modifying fsl_flexspi API.&lt;/P&gt;&lt;P&gt;Synchronization (i.e. breaking out of the loop) happens only for clock setups slower than 100MHz (for which there is a dedicated if statement check which in turn is responsible for setting up the DLL config value inside&amp;nbsp;&lt;STRONG&gt;FLEXSPI_CalculateDll&lt;/STRONG&gt; function).&lt;BR /&gt;What could be a possible reason/solution for this issue?&lt;/P&gt;&lt;P&gt;I have been struggling with this problem for a while now, so I decided to post it as a question on the forum. Please let me know if you need any further details regarding my setup or anything else.&lt;/P&gt;&lt;P&gt;BR,&lt;BR /&gt;Michael&lt;/P&gt;</description>
      <pubDate>Wed, 09 Aug 2023 11:37:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Unable-to-synchronize-DLL-delay-loop-during-FLEXSPI/m-p/1697544#M210130</guid>
      <dc:creator>mimlo</dc:creator>
      <dc:date>2023-08-09T11:37:38Z</dc:date>
    </item>
    <item>
      <title>Re: Unable to synchronize DLL delay loop during FLEXSPI_SetFlashConfig execution</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Unable-to-synchronize-DLL-delay-loop-during-FLEXSPI/m-p/1710347#M211318</link>
      <description>&lt;P&gt;Since I got no reply for my topic, I will report to you what has worked for my specific case. I managed to get the DLL to synchronize.&lt;BR /&gt;&lt;BR /&gt;I was totally unaware of the fact that when one uses &lt;STRONG&gt;XIP_EXTERNAL_FLASH=1&lt;/STRONG&gt;, then there is this thing sort of "hidden" in the &lt;STRONG&gt;clock_config.c&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mimlo_0-1692857513739.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/237770i11A164FC72FE2279/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mimlo_0-1692857513739.png" alt="mimlo_0-1692857513739.png" /&gt;&lt;/span&gt;&lt;BR /&gt;It was actually not running my FLEXSPI1 at 200MHz, because of the fact that I had this define set to 1 which in turn does not set the divider for the FLEXSPI1 root clock.&lt;BR /&gt;&lt;BR /&gt;I hope that my findings will come in handy and serve you well.&lt;BR /&gt;Thanks&lt;/P&gt;</description>
      <pubDate>Thu, 24 Aug 2023 06:16:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Unable-to-synchronize-DLL-delay-loop-during-FLEXSPI/m-p/1710347#M211318</guid>
      <dc:creator>mimlo</dc:creator>
      <dc:date>2023-08-24T06:16:03Z</dc:date>
    </item>
  </channel>
</rss>

